Electronic Components Datasheet Search
  English  ▼

X  

ZL30263 Datasheet(PDF) 74 Page - Microchip Technology

Part # ZL30263
Description  1-APLL, 6- or 10-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ZL30263 Datasheet(HTML) 74 Page - Microchip Technology

Back Button ZL30263 Datasheet HTML 70Page - Microchip Technology ZL30263 Datasheet HTML 71Page - Microchip Technology ZL30263 Datasheet HTML 72Page - Microchip Technology ZL30263 Datasheet HTML 73Page - Microchip Technology ZL30263 Datasheet HTML 74Page - Microchip Technology ZL30263 Datasheet HTML 75Page - Microchip Technology ZL30263 Datasheet HTML 76Page - Microchip Technology ZL30263 Datasheet HTML 77Page - Microchip Technology ZL30263 Datasheet HTML 78Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 94 page
background image
ZL30260-ZL30263
Data Sheet
74
© 2021 Microchip Technology Inc.
DS20006554A
6.3.6
Input Clock Configuration Registers
Register Name:
XACR1
Register Description:
XA Input Clock Configuration Register 1
Register Address:
300h
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
—
POL
DISMON
VALTIME[2:0]
HSDIV[1:0]
Default
0
0
0
0
0
0
0
0
Bit 6: Input Polarity (POL). This field specifies which input clock edge the APLL will lock to. See section 5.5.1.
0 = Rising edge
1 = Falling edge
Bit 5: Disable Signal Going to the Monitor (DISMON).
0 = XA signal is provided to the XA monitor
1 = XA signal is not provided to the XA monitor
Bits 4 to 2: Input Validation Time (VALTIME[2:0]). The input clock monitor only declares the XA input clock valid
if it has no missing edges in the interval specified by this field. See section 5.5.2.
000 = 1 cycle
001 = 4 cycles
010 = 16 cycles
011 = 64 cycles
100 = 256 cycles
101 = 1024 cycles
110 - 111 = {unused values}
Bits 1 to 0: Input Clock High-Speed Divider (HSDIV[1:0]). This field specifies the divide value for the XA input
clock divider. This field should not be set to 01 at the same time MCR2.DBL=1. See section 5.5.1.
00 = Divide by 1
01 = Divide by 2
10, 11 = {unused values}
Register Name:
XACR2
Register Description:
XA Input Clock Configuration Register 2
Register Address:
301h
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
XOAMP[7:0]
Default
0
0
0
0
0
0
0
0
Bits 7 to 0: XO Amplifier Control (XOAMP[7:0]). Set this value as follows for the recommended 10pF crystal
(values in decimal). Contact Microchip apps support for XOAMP values for crystals with other load capacitances.
Crystal
Frequency (MHz)
Max Crystal Drive
100
W
200
W
300
W
25
0
80
152
30
0
72
136
35
0
72
136
40
8
80
136
45
8
80
136
50
16
88
136
55
16
88
136
60
24
96
136



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com