P5021 datasheet(67/155 Pages) NXP

67 / 155 page

Electrical characteristics

P5021 QorIQ Integrated Processor Data Sheet, Rev. 1

Freescale Semiconductor

2.9.1

DDR3 and DDR3L SDRAM interface DC electrical characteristics

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3

SDRAM.

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3L

SDRAM.

Table 18. DDR3 SDRAM interface DC electrical characteristics (GVDD = 1.5 V)

For recommended operating conditions, see Table 3.

Parameter

Symbol

Min

Max

Unit

Note

I/O reference voltage

MVREF

0.49

× GV

0.51

× GV

V2, 3, 4

Input high voltage

VIH

MVREF + 0.100

GVDD

Input low voltage

VIL

GND

MVREF –0.100

I/O leakage current

IOZ

–50

μA6

Notes:

1. GVDD is expected to be within 50 mV of the DRAM’s voltage supply at all times. The DRAM’s and memory controller’s voltage

supply may or may not be from the same source.

2. MVREF is expected to be equal to 0.5 × GVDD and to track GVDD DC variations as measured at the receiver. Peak-to-peak

noise on MVREF may not exceed the MVREF DC level by more than ±1% of the DC value (that is, ±15 mV).

3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be

equal to MVREF with a min value of MVREF – 0.04 and a max value of MVREF + 0.04. VTT should track variations in the DC

level of MVREF.

4. The voltage regulator for MVREF must meet the specifications stated in Table 21.

5. Input capacitance load for DQ, DQS, and DQS are available in the IBIS models.

6. Output leakage is measured with all outputs disabled, 0 V

≤ V

OUT ≤ GVDD.

Table 19. DDR3L SDRAM interface DC electrical characteristics (GVDD = 1.35 V)

For recommended operating conditions, see Table 3.

Parameter

Symbol

Min

Max

Unit

Note

I/O reference voltage

MVREF

0.49

× GV

0.51

× GV

V2, 3, 4

Input high voltage

VIH

MVREF + 0.090

GVDD

Input low voltage

VIL

GND

MVREF –0.090

P5021 Datasheet(PDF) 67 Page - NXP Semiconductors

P5021 Datasheet(HTML) 67 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL