Electronic Components Datasheet Search
  English  ▼

X  

P5021 Datasheet(PDF) 90 Page - NXP Semiconductors

Part # P5021
Description  P5021 QorIQ Integrated Processor Data Sheet
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

P5021 Datasheet(HTML) 90 Page - NXP Semiconductors

Back Button P5021 Datasheet HTML 86Page - NXP Semiconductors P5021 Datasheet HTML 87Page - NXP Semiconductors P5021 Datasheet HTML 88Page - NXP Semiconductors P5021 Datasheet HTML 89Page - NXP Semiconductors P5021 Datasheet HTML 90Page - NXP Semiconductors P5021 Datasheet HTML 91Page - NXP Semiconductors P5021 Datasheet HTML 92Page - NXP Semiconductors P5021 Datasheet HTML 93Page - NXP Semiconductors P5021 Datasheet HTML 94Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 155 page
background image
P5021 QorIQ Integrated Processor Data Sheet, Rev. 1
Electrical characteristics
Freescale Semiconductor
90
Input setup
(for LGTA/LUPWAIT/LFRB)
tLBIVKL
6—
ns
—
Input hold
(for LGTA/LUPWAIT/LFRB)
tLBIXKL
1—
ns
—
Output delay
(Except LALE)
tLBKLOV
—1.5
ns
—
Output hold
(Except LALE)
tLBKLOX
-3.5
—
ns
5
Local bus clock to output high impedance
for LAD/LDP
tLBKLOZ
—2
ns
3
LALE output negation to LAD/LDP output
transition (LATCH hold time)
tLBONOT
2 platform clock
cycles—1ns
(LBCR[AHD]=1)
—ns
4
4 platform clock
cycles—1ns
(LBCR[AHD]=0)
—
Notes:
1. All signals are measured from BVDD/2 of rising/falling edge of LCLK to BVDD/2 of the signal in question.
2. Skew measured between different LCLKs at BVDD/2.
3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current
delivered through the component pin is less than or equal to the leakage current specification.
4. tLBONOT is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBONOT is determined
by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not
the external LCLK. LCLK cycle = eLBC controller clock cycle X LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to
0 and eLBC runs at maximum hold time.
5. Output hold is negative. This means that output transition happens earlier than the falling edge of LCLK.
Table 49. Enhanced local bus timing specifications (continued)
For recommended operating conditions, see Table 3.
Parameter
Symbol1
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com