Electronic Components Datasheet Search
  English  ▼

X  

P5021 Datasheet(PDF) 77 Page - NXP Semiconductors

Part # P5021
Description  P5021 QorIQ Integrated Processor Data Sheet
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

P5021 Datasheet(HTML) 77 Page - NXP Semiconductors

Back Button P5021 Datasheet HTML 73Page - NXP Semiconductors P5021 Datasheet HTML 74Page - NXP Semiconductors P5021 Datasheet HTML 75Page - NXP Semiconductors P5021 Datasheet HTML 76Page - NXP Semiconductors P5021 Datasheet HTML 77Page - NXP Semiconductors P5021 Datasheet HTML 78Page - NXP Semiconductors P5021 Datasheet HTML 79Page - NXP Semiconductors P5021 Datasheet HTML 80Page - NXP Semiconductors P5021 Datasheet HTML 81Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 155 page
background image
Electrical characteristics
P5021 QorIQ Integrated Processor Data Sheet, Rev. 1
Freescale Semiconductor
77
2.11.2
DUART AC electrical specifications
This table provides the AC timing parameters for the DUART interface.
2.12
Ethernet: data path three-speed Ethernet (dTSEC),
management interface, IEEE Std 1588
This section provides the AC and DC electrical characteristics for the data path three-speed Ethernet controller, the Ethernet
management interface, and the IEEE Std 1588 interface.
2.12.1
SGMII timing specifications
See Section 2.20.8, “SGMII interface.”
2.12.2
MII and RGMII timing specifications
This section discusses the electrical characteristics for the MII and RGMII interfaces.
Input current (OVIN = 0 V or OVIN = OVDD)IIN
±40
μA2
Output high voltage (OVDD = min, IOH = –2 mA)
VOH
2.4
V
Output low voltage (OVDD = min, IOL = 2 mA)
VOL
—0.4
V
Notes:
1. The symbol OVIN, in this case, represents the OVIN symbol referenced in Table 3.
2. The symbol OVIN, in this case, represents the OVIN symbol referenced in Section 2.1.2, “Recommended operating conditions.”
Table 31. DUART AC timing specifications
For recommended operating conditions, see Table 3.
Parameter
Value
Unit
Notes
Minimum baud rate
fPLAT/(2*1,048,576)
baud
1
Maximum baud rate
fPLAT/(2*16)
baud
1,2
Oversample rate
16
3
Notes:
1. fPLAT refers to the internal platform clock.
2. The actual attainable baud rate is limited by the latency of interrupt processing.
3. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values
are sampled each 16th sample.
Table 30. DUART DC electrical characteristics (OVDD = 3.3 V) (continued)
For recommended operating conditions, see Table 3.
Parameter
Symbol
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com