Electronic Components Datasheet Search
  English  ▼

X  

TDP0604 Datasheet(PDF) 34 Page - Texas Instruments

Click here to check the latest version.
Part # TDP0604
Description  TDP0604 6-Gbps, DC or AC-Coupled to HDMI??2.0 Level Shifter Hybrid Redriver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TDP0604 Datasheet(HTML) 34 Page - Texas Instruments

Back Button TDP0604 Datasheet HTML 30Page - Texas Instruments TDP0604 Datasheet HTML 31Page - Texas Instruments TDP0604 Datasheet HTML 32Page - Texas Instruments TDP0604 Datasheet HTML 33Page - Texas Instruments TDP0604 Datasheet HTML 34Page - Texas Instruments TDP0604 Datasheet HTML 35Page - Texas Instruments TDP0604 Datasheet HTML 36Page - Texas Instruments TDP0604 Datasheet HTML 37Page - Texas Instruments TDP0604 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 65 page
background image
8.4.1.2 Pin Strap Modes
In pin-strap mode, the SCL/CFG0 and the SDA/CFG1 pins will be used to control the HDMI 1.4 termination, lane
SWAP function, and the DisplayPort mode as described in Table 8-13 and Table 8-14.
Table 8-13. SCL/CFG0 Pin in Pin-Strap Mode
SCL/CFG0 Pin
AC_EN Pin
TDP0604 Function
0
0
HDMI 1.4 termination is open if HDMI clock
frequency ≤ fHDMI14_open
0
0
HDMI 1.4 termination is ≈300-Ω if HDMI clock
frequency ≥ fHDMI14_300
1
0
HDMI 1.4 termination is ≈300-Ω
0
1
Normal HDMI. Function determined by
MODE pin.
1
1
DisplayPort mode. DDC snoop disabled. All
four lanes enabled when HPD_IN is high.
Table 8-14. SDA/CFG1 Pin in Pin-Strap Mode
SDA/CFG1 Pin
TDP0604 Function
0
Normal Lane ordering
1
Lane Swap enabled.
Note
The SCL/CFG0 is the only two-level pin that is continuously sampled in pin-strap mode. AC_EN,
HPDOUT_SEL, and SDA/CFG1 will not be continuously sampled in pin-strap mode unless indicated
otherwise.
8.4.1.2.1 Pin-Strap: HDMI 1.4 and HDMI 2.0 Functional Description
The TDP0604 will always use the sampled state of EQ[1:0] pins when operating in either HDMI 1.4 and HDMI
2.0. The amount of EQ applied is determined by the CTLE Map used (refer to Section 8.3.8).
If TDP0604 is configured for limited redriver mode, the OUT_D[2:0] and OUT_CLKP/N levels will be fixed based
on the sampled state of TXSWG pin (refer to Table 8-12) and TXPRE pin (refer to Table 8-11).
If TDP0604 is configured for linear redriver mode, OUT_D[2:0] and OUT_CLK will be a linear function of the
input signals.
Table 8-15. MODE Pin Function
MODE Pin Level
Description
0
Pin Strap with DDC Buffer enabled
R
Pin Strap with DDC Buffer disabled.
F
I2C mode
1
Reserved.
Note
In source application, it is recommended to use limited redriver mode for both HDMI 1.4 and HDMI
2.0.
TDP0604
SLLSFJ8 – DECEMBER 2021
www.ti.com
34
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TDP0604



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com