Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AM625 Datasheet(PDF) 129 Page - Texas Instruments

Click here to check the latest version.
Part # AM625
Description  AM62x Sitara??Processors
PDF  235 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM625 Datasheet(HTML) 129 Page - Texas Instruments

Back Button AM625 Datasheet HTML 125Page - Texas Instruments AM625 Datasheet HTML 126Page - Texas Instruments AM625 Datasheet HTML 127Page - Texas Instruments AM625 Datasheet HTML 128Page - Texas Instruments AM625 Datasheet HTML 129Page - Texas Instruments AM625 Datasheet HTML 130Page - Texas Instruments AM625 Datasheet HTML 131Page - Texas Instruments AM625 Datasheet HTML 132Page - Texas Instruments AM625 Datasheet HTML 133Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 235 page
background image
Table 7-45. Trace Switching Characteristics (continued)
NO.
PARAMETER
MIN
MAX
UNIT
3.3V Mode
DBTR1
tc(TRC_CLK)
Cycle time, TRC_CLK
8.78
ns
DBTR2
tw(TRC_CLKH)
Pulse width, TRC_CLK high
3.64
ns
DBTR3
tw(TRC_CLKL)
Pulse width, TRC_CLK low
3.64
ns
DBTR4
tosu(TRC_DATAV-
TRC_CLK)
Output setup time, TRC_DATA valid to TRC_CLK edge
1.10
ns
DBTR5
toh(TRC_CLK-TRC_DATAI) Output hold time, TRC_CLK edge to TRC_DATA invalid
1.10
ns
DBTR6
tosu(TRC_CTLV-TRC_CLK) Output setup time, TRC_CTL valid to TRC_CLK edge
1.10
ns
DBTR7
toh(TRC_CLK-TRC_CTLI)
Output hold time, TRC_CLK edge to TRC_CTL invalid
1.10
ns
TRC_DATA
TRC_CTL
TRC_CLK
(
)
(
)
(Ideal)
Worst Case 1
Worst Case 2
DBTR1
DBTR2
DBTR3
DBTR4
DBTR6
DBTR5
DBTR7
DBTR4
DBTR6
DBTR5
DBTR7
SPRSP08_Debug_01
Figure 7-38. Trace Switching Characteristics
7.10.5.6.2 JTAG
Table 7-46. JTAG Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.5
2.0
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
5
15
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Delay)
Propagation delay of each trace
83.5
1000(1)
ps
td(Trace Mismatch Delay)
Propagation delay mismatch across all traces
100
ps
(1)
Maximum propagation delay associated with the JTAG signal traces has a significant impact on maximum TCK operating frequency. It
may be possible to increase the trace delay beyond this value, but the operating frequency of TCK must be reduced to account for the
additional trace delay.
Table 7-47. JTAG Timing Requirements
see Figure 7-39
NO.
MIN
MAX
UNIT
J1
tc(TCK)
Cycle time minimum, TCK
40(1)
ns
J2
tw(TCKH)
Pulse width minimum, TCK high
0.4P(2)
ns
J3
tw(TCKL)
Pulse width minimum, TCK low
0.4P(2)
ns
J4
tsu(TDI-TCK)
Input setup time minimum, TDI valid to TCK high
2
ns
tsu(TMS-TCK)
Input setup time minimum, TMS valid to TCK high
2
ns
www.ti.com
AM625, AM623
SPRSP58 – JUNE 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
129
Product Folder Links: AM625 AM623



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com