Electronic Components Datasheet Search
  English  ▼

X  

FS6407 Datasheet(PDF) 70 Page - NXP Semiconductors

Part # FS6407
Description  Power system basis chip with high speed can transceiver
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS6407 Datasheet(HTML) 70 Page - NXP Semiconductors

Back Button FS6407 Datasheet HTML 66Page - NXP Semiconductors FS6407 Datasheet HTML 67Page - NXP Semiconductors FS6407 Datasheet HTML 68Page - NXP Semiconductors FS6407 Datasheet HTML 69Page - NXP Semiconductors FS6407 Datasheet HTML 70Page - NXP Semiconductors FS6407 Datasheet HTML 71Page - NXP Semiconductors FS6407 Datasheet HTML 72Page - NXP Semiconductors FS6407 Datasheet HTML 73Page - NXP Semiconductors FS6407 Datasheet HTML 74Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 111 page
background image
70
NXP Semiconductors
FS6407/FS6408
7.3.6
INIT INT
WU_4_1:0
Description
Wake-up configuration for IO_4
00
NO wake-up capability
01
Wake-up on rising edge only
10
Wake-up on falling edge only
11
Wake-up on any edge
Reset condition
Power On Reset
WU_5_1:0
Description
Wake-up configuration for IO_5
00
NO wake-up capability
01
Wake-up on rising edge only
10
Wake-up on falling edge only
11
Wake-up on any edge
Reset condition
Power On Reset
INT_inh_IO_45
Description
Inhibit the INT pulse for IO_4 & IO_5. IO_4 & IO_5 masked in IO_G. Avoid INT when used in FS
0
INT NOT masked
1INT masked
Reset condition
Power On Reset
INT_inh_IO_23
Description
Inhibit the INT pulse for IO_2 & IO_3. IO_2 & IO_3 masked in IO_G. Avoid INT when used in FS
0
INT NOT masked
1
INT masked
Reset condition
Power On Reset
Table 27. INIT INT register description
Write
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
MOSI
1
0
0
0
1
1
0
P
INT_dur
ation
0
INT_inh
_all
INT_inh
_Vsns
INT_inh
_Vpre
INT_inh
_Vcore
INT_inh
_Vother
s
INT_inh
_CAN
MISO
SPI_G
WU
CAN_G Reserved
IO_G
Vpre_G
Vcore_
G
Vothers
_G
INT_dur
ation
Reserve
d
INT_inh
_all
INT_inh
_Vsns
INT_inh
_Vpre
INT_inh
_Vcore
INT_inh
_Vother
s
INT_inh
_CAN
Read
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
MOSI
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
MISO
SPI_G
WU
CAN_G Reserved
IO_G
Vpre_G
Vcore_
G
Vothers
_G
INT_dur
ation
Reserve
d
INT_inh
_all
INT_inh
_Vsns
INT_inh
_Vpre
INT_inh
_Vcore
INT_inh
_Vother
s
INT_inh
_CAN
Table 26. INIT IO_WU2. Description and configuration of the bits (default value in bold) (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com