Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

FS6407 Datasheet(PDF) 72 Page - NXP Semiconductors

Part # FS6407
Description  Power system basis chip with high speed can transceiver
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS6407 Datasheet(HTML) 72 Page - NXP Semiconductors

Back Button FS6407 Datasheet HTML 68Page - NXP Semiconductors FS6407 Datasheet HTML 69Page - NXP Semiconductors FS6407 Datasheet HTML 70Page - NXP Semiconductors FS6407 Datasheet HTML 71Page - NXP Semiconductors FS6407 Datasheet HTML 72Page - NXP Semiconductors FS6407 Datasheet HTML 73Page - NXP Semiconductors FS6407 Datasheet HTML 74Page - NXP Semiconductors FS6407 Datasheet HTML 75Page - NXP Semiconductors FS6407 Datasheet HTML 76Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 111 page
background image
72
NXP Semiconductors
FS6407/FS6408
7.3.8
WU source
Table 30. HW config. description and configuration of the bits (default value in bold)
LS_detect
Description
Report the hardware configuration of VPRE (Buck only or Buck-Boost)
0
Buck-Boost
1
Buck only
Reset condition
Power On Reset / Refresh after LPOFF
VAUX not used
Description
Report if VAUX is used
0VAUX is used (external PNP is assumed to be connected, VAUX can be switched OFF/ON through SPI)
1VAUX is not used
Reset condition
Power On Reset / Refresh after LPOFF
VCCA_PNP_DETECT
Description
Report the connection of an external PNP on VCCA
0
External PNP connected
1
Internal MOSFET
Reset condition
Power On Reset / Refresh after LPOFF
VCCA_HW
Description
Report the hardware configuration for VCCA
0
3.3 V
1
5.0 V
Reset condition
Power On Reset / Refresh after LPOFF
VAUX_HW
Description
Report the hardware configuration for VAUX
0
5.0 V
1
3.3 V
Reset condition
Power On Reset / Refresh after LPOFF
DBG
Description
Report the configuration of the DEBUG mode
0
Normal operation
1
DEBUG mode selected
Reset condition
Power On Reset / Refresh after LPOFF
Table 31. WU source register description
Read
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
MOSI
000
1
001000
000000
MISO
SPI_G
WU
CAN_
G
Reserve
d
IO_G
Vpre_
G
Vcore_
G
Vother
s_G
IO_5_
WU
IO_4_
WU
IO_3_
WU
IO_2_
WU
IO_1_
WU
IO_0_
WU
0
Phy_W
U



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com