Electronic Components Datasheet Search
  English  ▼

X  

AD9898 Datasheet(PDF) 41 Page - Analog Devices

Part # AD9898
Description  CCD Signal Processor with Precision Timing??Generator
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9898 Datasheet(HTML) 41 Page - Analog Devices

Back Button AD9898 Datasheet HTML 37Page - Analog Devices AD9898 Datasheet HTML 38Page - Analog Devices AD9898 Datasheet HTML 39Page - Analog Devices AD9898 Datasheet HTML 40Page - Analog Devices AD9898 Datasheet HTML 41Page - Analog Devices AD9898 Datasheet HTML 42Page - Analog Devices AD9898 Datasheet HTML 43Page - Analog Devices AD9898 Datasheet HTML 44Page - Analog Devices AD9898 Datasheet HTML 45Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 52 page
background image
REV. 0
AD9898
–41–
VSUB CONTROL
The CCD readout bias (VSUB) can be programmed to accom-
modate different CCDs. VSUB ON and OFF toggle positions
and polarity are controlled using VSUBTOG (Addr 0x0D) and
VSUBPOL (Addr 0x0D) registers, respectively, as described in
Table XXIV. Since the VSUBTOG is an 11-bit register, the
VSUB ON position is programmable within any line. Figure 43
shows an example of controlling VSUB using these registers.
Table XXIV. VSUB Registers
Register
Bit
Register
Range
Name
Width Type
(Lines) Description
VSUBPOL
1
Control
(0 = Low, 1 = High)
VSUBTOG 11
Control
0–2048
VSUB Toggle Position
2
1
3
4
5
6
3 LINES
2 LINES
HD
VD
SERIAL
WRITES
VSUB
Figure 43. VSUB Timing Example
VSUB Placement and Polarity
Figure 43 shows the sequence of events for programming the
VSUB ON and OFF toggle positions and polarity.
1. Program VSUBTOG = 2 and VSUBPOL = 1.
2. Since VSUBTOG and VSUBPOL are VD synchronous type
registers, the falling edge of VD will update the serial writes
from Step 1 here.
3. VSUB will be asserted high after two HD cycles.
4. Program VSUBTOG = 3 and VSUBPOL = 0.
5. Since VSUBTOG and VSUBPOL are VD synchronous type
registers, the falling edge of VD will update the serial writes
from Step 4 here.
6. VSUB will be asserted low after three HD cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com