AD9898 datasheet(33/52 Pages) AD

33 / 52 page

REV. 0

AD9898

–33–

Table XVI. Mode_A and Mode_B Registers for VTPx Selection

Bit

Name

Width

Type

Range

Description

VTPSEQPTR0

Mode_Reg(2)

Vertical Transfer Pulse Pointer Used in CCD Region 0

(0 = VTPSEL0, 1 = VTPSEL1, 2 = VTPSEL2, 3 = VTPSEL3

4 = VTPSEL0 for EVEN Line and VTPSEL1 for ODD Line

5 = VTPSEL2 for EVEN Line and VTPSEL3 for ODD Line)

VTPSEQPTR1

Mode_Reg(2)

Vertical Transfer Pulse Pointer Used in CCD Region 1

(0 = VTPSEL0, 1 = VTPSEL1, 2 = VTPSEL2, 3 = VTPSEL3

4 = VTPSEL0 for EVEN Line and VTPSEL1 for ODD Line

5 = VTPSEL2 for EVEN Line and VTPSEL3 for ODD Line)

VTPSEQPTR2

Mode_Reg(2)

Vertical Transfer Pulse Pointer Used in CCD Region 2

(0 = VTPSEL0, 1 = VTPSEL1, 2 = VTPSEL2, 3 = VTPSEL3

4 = VTPSEL0 for EVEN Line and VTPSEL1 for ODD Line

5 = VTPSEL2 for EVEN Line and VTPSEL3 for ODD Line)

VTPSEQPTR3

Mode_Reg(2)

Vertical Transfer Pulse Pointer Used in CCD Region 3

(0 = VTPSEL0, 1 = VTPSEL1, 2 = VTPSEL2, 3 = VTPSEL3

4 = VTPSEL0 for EVEN Line and VTPSEL1 for ODD Line

5 = VTPSEL2 for EVEN Line and VTPSEL3 for ODD Line)

VTPSEQPTR4

Mode_Reg(2)

Vertical Transfer Pulse Pointer Used in CCD Region 4

(0 = VTPSEL0, 1 = VTPSEL1, 2 = VTPSEL2, 3 = VTPSEL3

4 = VTPSEL0 for EVEN Line and VTPSEL1 for ODD Line

5 = VTPSEL2 for EVEN Line and VTPSEL3 for ODD Line)

VTPSEL0

Mode_Reg(3)

(0 = VTP0, 1 = VTP1, 2 = VTP2, 3 = VTP3)

VTPSEL1

Mode_Reg(3)

(0 = VTP0, 1 = VTP1, 2 = VTP2, 3 = VTP3)

VTPSEL2

Mode_Reg(3)

(0 = VTP0, 1 = VTP1, 2 = VTP2, 3 = VTP3)

VTPSEL3

Mode_Reg(3)

(0 = VTP0, 1 = VTP1, 2 = VTP2, 3 = VTP3)

VTPREP0

Mode_Reg(3)

0–7

Number of VTP0 Pulse Repetitions within a Line

VTPREP1

Mode_Reg(4)

0–7

Number of VTP1 Pulse Repetitions within a Line

VTPREP2

Mode_Reg(4)

0–7

Number of VTP2 Pulse Repetitions within a Line

VTPREP3

Mode_Reg(4)

0–7

Number of VTP3 Pulse Repetitions within a Line

*Registers 6 and 7 are not used.

Table XVII. Mode_A and Mode_B Registers for CCD Region Selection

Bit

Name

Width

Type

Range

Description

SCP1

Mode_Reg(2)

0–255 lines

Sequence Change Position 1

SCP2

Mode_Reg(3)

0–255 lines

Sequence Change Position 2

SCP3

Mode_Reg(3)

0–255 lines

Sequence Change Position 3

SCP4

Mode_Reg(3)

0–255 lines

Sequence Change Position 4

AD9898 Datasheet(PDF) 33 Page - Analog Devices

AD9898 Datasheet(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL