Electronic Components Datasheet Search
  English  ▼

X  

AD9898 Datasheet(PDF) 18 Page - Analog Devices

Part # AD9898
Description  CCD Signal Processor with Precision Timing??Generator
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9898 Datasheet(HTML) 18 Page - Analog Devices

Back Button AD9898 Datasheet HTML 14Page - Analog Devices AD9898 Datasheet HTML 15Page - Analog Devices AD9898 Datasheet HTML 16Page - Analog Devices AD9898 Datasheet HTML 17Page - Analog Devices AD9898 Datasheet HTML 18Page - Analog Devices AD9898 Datasheet HTML 19Page - Analog Devices AD9898 Datasheet HTML 20Page - Analog Devices AD9898 Datasheet HTML 21Page - Analog Devices AD9898 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 52 page
background image
REV. 0
–18–
AD9898
VD SYNCHRONOUS AND ASYNCHRONOUS REGISTER
OPERATION
There are two types of control registers, VD synchronous and
VD asynchronous, as indicated in the address column of Table I.
Register writes to synchronous and asynchronous type registers
operate differently, as described below. Writes to system, Mode_A,
and Mode_B registers occur asynchronously.
Asynchronous Register Operation
For VD asynchronous register writes, SDATA data is stored
directly into the serial register at the rising edge of SL. As a
result, register operation begins immediately after the rising
edge of SL.
VD Synchronous Register Operation
For VD synchronous type registers, SDATA data is temporarily
stored in a buffer register at the rising edge of SL. This data is
held in the buffer register until the next falling edge of VD is
applied. Once the next falling edge of VD occurs, the buffered
SDATA data is loaded into the serial register and the register
operation begins (see Figure 9).
All control registers at the following addresses are VD Synchro-
nous type registers—Addr: 0x0A, 0x0B, 0x0C, 0x0D, and 0x0E
(see Table I).
VD
HD
CLI
OPERATION OF VD SYNCHRONOUS TYPE
REGISTER WRITES BEGIN AT THE NEXT VD
FALLING EDGE.
PROGRAMMING OF VD SYNCHRONOUS
TYPE REGISTERS MUST BE COMPLETED
AT LEAST 4 CLI CYCLES BEFORE THE
FALLING EDGE OF VD.
Figure 9. VD Synchronous Type Register Writes
SDATA
SCK
SL
8-BIT
ADDRESS
NUMBER OF 32-BIT
DATA WRITES (N)
DATA 2 [31:0]
DATA N [31:0]
DATA 1 [31:0]
NUMBER WRITES N [23:0]
ADDRESS [7:0]
DATA 2 [31:0]
DATA N [31:0]
1
1
12
DATA 1 [31:0]
1. ALL SL PULSES ARE IGNORED UNTIL THE LSB OF THE LAST DATA N WORD IS CLOCKED IN.
2. VALID SL PULSE. SL MUST BE ASSERTED HIGH WHEN ALL SDI DATA TRANSMISSIONS HAVE BEEN FINISHED.
Figure 8. System and Mode Register Writes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com