| Electronic Components Datasheet Search |
|
AD9898 Datasheet(PDF) 22 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9898 Datasheet(HTML) 22 Page - Analog Devices |
|
22 / 52 page ![]() REV. 0 –22– AD9898 P[0] PIXEL PERIOD RG H1 P[48] = P[0] CCD SIGNAL P[24] P[12] P[36] POSITION cds (INTERNAL) tS1 RGf[12] RGr[0] Hr[0] Hf[24] SHP[20] SHD[40] 1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 48 POSITIONS WITHIN ONE PIXEL PERIOD. 2. DEFAULT POSITIONS FOR EACH SIGNAL ARE SHOWN. Figure 13. High Speed Clock Default and Programmable Locations FIXED CROSSOVER VOLTAGE H1 H2 tPD < tRISE H2 H1 tRISE tPD Figure 14. H-Clock Inverse Phase Relationship 1. DCLK1 PHASE IS ADJUSTED BY SETTING THE DCLKPHASE REGISTER (ADDR 0x02). 2. DOUT PHASE CAN BE ADJUSTED BY SETTING THE DOUTPHASE REGISTER (ADDR 0x02). P[0] P[48] = P[0] PIXEL PERIOD P[12] P[24] P[36] DOUT DCLK1 tOD Figure 15. Digital Output Phase Adjustment |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |