Electronic Components Datasheet Search
  English  ▼

X  

XRT79L71IB Datasheet(PDF) 34 Page - Exar Corporation

Part # XRT79L71IB
Description  1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC -
PDF  434 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT79L71IB Datasheet(HTML) 34 Page - Exar Corporation

Back Button XRT79L71IB Datasheet HTML 30Page - Exar Corporation XRT79L71IB Datasheet HTML 31Page - Exar Corporation XRT79L71IB Datasheet HTML 32Page - Exar Corporation XRT79L71IB Datasheet HTML 33Page - Exar Corporation XRT79L71IB Datasheet HTML 34Page - Exar Corporation XRT79L71IB Datasheet HTML 35Page - Exar Corporation XRT79L71IB Datasheet HTML 36Page - Exar Corporation XRT79L71IB Datasheet HTML 37Page - Exar Corporation XRT79L71IB Datasheet HTML 38Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 434 page
background image
XRT79L71
25
1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION
REV. 1.0.0
2
Interrupt Write to Clear/
RUR
R/W
Interrupt - Write to Clear/RUR Select:
This READ/WRITE bit-field permits the user to configure all of
the Source-Level Interrupt Status bits (within the XRT79L71) to
either be Write to Clear (WTC) or Reset-upon-Read (RUR) bits.
0 - Configures all Source-Level Interrupt Status register bits to
function as Reset-upon-Read (RUR).
1 - Configures all Source-Level Interrupt Status register bits to
function as Write-to-Clear (WTC).
1
Enable Interrupt Clear
R/W
Enable Auto-Clear of Interrupts Select:
This READ/WRITE bit-field permits the user to configure the
XRT79L71 to automatically disable all interrupts that are acti-
vated.
0 - Configures the chip to NOT automatically disable any Inter-
rupts following their activation.
1 - Configures the chip to automatically disable all Interrupts fol-
lowing their activation.
0
Interrupt Enable
R/W
Interrupt Enable:
This READ/WRITE bit-field permits the user to configure the
XRT79L71 to generate interrupt requests to the Microprocessor.
0 - Configures the chip to NOT generate interrupt to the Micro-
processor. All interrupts are disabled and the Microprocessor
must poll the register bits.
1 - Configures the chip to generate interrupts to the Microproces-
sor.
Operation Control - Loop-back Control Register (Address = 0x0102)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Loop-back Control [3:0]
R/O
R/O
R/O
R/O
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
BIT NUMBER
NAME
TYPE
DESCRIPTION
7 - 4
Unused
R/O
BIT NUMBER
NAME
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com