| Electronic Components Datasheet Search |
|
TMS320DM355 Datasheet(PDF) 132 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM355 Datasheet(HTML) 132 Page - Texas Instruments |
|
132 / 153 page ![]() www.ti.com SPI_CLK (ClockPolarity=0) SPI_CLK (ClockPolarity=1) SPI_DI (Input) SPI_DO (Output) 4 MSBIN DATA LSBIN LSBOUT MSBOUT DATA 9 10 8 6 5 7 SPI_EN 11 TMS320DM355 Digital Media System-on-Chip (DMSoC) SPRS463 – SEPTEMBER 2007 Table 5-29. Timing Requirements for SPI Master Mode [Clock Phase = 0] (1)(see Figure 5-37) DM355 NO. UNIT MIN MAX Setup time, SPI_DI (input) valid before SPI_CLK (output) 4 tsu(DIV-CLKL) Clock Polarity = 0 .5P + 3 ns falling edge Setup time, SPI_DI (in put) valid before SPI_CLK (output) 5 tsu(DIV-CLKH) Clock Polarity = 1 .5P + 3 ns rising edge Hold time, SPI_DI (input) valid after SPI_CLK (output) falling 6 th(CLKL-DIV) Clock Polarity = 0 .5P + 3 ns edge Hold time, SPI_DI (input) valid after SPI_CLK (output) rising 7 th(CLKH-DIV) Clock Polarity = 1 2.5P + 3 ns edge (1) P = Period of the SPI module clock in nanoseconds (P = PLL1/6). Table 5-30. Switching Characteristics Over Recommended Operating Conditions for SPI Master Mode [Clock Phase = 0] (see Figure 5-37) DM355 NO. PARAMETER UNIT MIN MAX Delay time, SPI_CLK (output) rising edge to SPI_DO 8 td(CLKH-DOV) Clock Polarity = 0 -4 5 ns (output) transition Delay time, SPI_CLK (output) falling edge to SPI_DO 9 td(CLKL-DOV) Clock Polarity = 1 -4 5 ns (output) transition Delay time, SPI_EN[1:0] (output) falling edge to first SPI_CLK (output) rising or falling 10 td(ENL-CLKH/L) 2P(1) (1) ns edge P+.5C(2 11 td(CLKH/L-ENH) Delay time, SPI_CLK (output) rising or falling edge to SPI_EN[1:0] (output) rising edge (2) ns ) (1) The delay time can be adjusted using the SPI module register C2TDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface (SPI) User's Guide (SPRUED4). (2) The delay time can be adjusted using the SPI module register T2CDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface (SPI) User's Guide (SPRUED4). Figure 5-37. SPI Master Mode External Timing (Clock Phase = 0) SPI Master Mode Timings (Clock Phase = 1) Peripheral Information and Electrical Specifications 132 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |