Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM355 Datasheet(PDF) 139 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM355
Description  Digital Media System-on-Chip (DMSoC)
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM355 Datasheet(HTML) 139 Page - Texas Instruments

Back Button TMS320DM355 Datasheet HTML 135Page - Texas Instruments TMS320DM355 Datasheet HTML 136Page - Texas Instruments TMS320DM355 Datasheet HTML 137Page - Texas Instruments TMS320DM355 Datasheet HTML 138Page - Texas Instruments TMS320DM355 Datasheet HTML 139Page - Texas Instruments TMS320DM355 Datasheet HTML 140Page - Texas Instruments TMS320DM355 Datasheet HTML 141Page - Texas Instruments TMS320DM355 Datasheet HTML 142Page - Texas Instruments TMS320DM355 Datasheet HTML 143Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 153 page
background image
www.ti.com
Bit(n-1)
(n-2)
(n-3)
Bit0
Bit(n-1)
(n-2)
(n-3)
14
11
10
9
3
3
2
8
6
5
4
4
13(A)
13(A)
A. ParameterNo.13appliestothefirstdatabitonly whenXDATDLY ≠ 0.
CLKR
FSR(int)
FSR(ext)
DR
CLKX
FSX(int)
FSX(ext)
FSX
(XDATDLY=00b)
DX
15
CLKS
16
16
17
17
3
2
3
7
12
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463 – SEPTEMBER 2007
Table 5-36. Switching Characteristics Over Recommended Operating Conditions for ASP(1)(2)
(see Figure 5-41)
DM355
NO.
PARAMETER
UNIT
MIN
MAX
2
tc(CKRX)
Cycle time, CLKR/X
CLKR/X int
38.5 or 2P(3)(4)
ns
17
td(CLKS-CLKRX)
Delay time, CLKS high to internal CLKR/X
CLKR/X int
1
24
3
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X int
C - 1
C + 1
ns
CLKR int
3
25
4
td(CKRH-FRV)
Delay time, CLKR high to internal FSR valid
ns
CLKR ext
3
25
CLKX int
-4
8
9
td(CKXH-FXV)
Delay time, CLKX high to internal FSX valid
ns
CLKX ext
3
25
CLKX int
12
ns
tdis(CKXH-
Disable time, DX high impedance following last data
12
DXHZ)
bit from CLKX high
CLKX ext
12
ns
CLKX int
-5
12
ns
13
td(CKXH-DXV)
Delay time, CLKX high to DX valid
CLKX ext
3
25
ns
Delay time, FSX high to DX valid
FSX int
14(5)
14
td(FXH-DXV)
ONLY applies when in data
ns
FSX ext
25(5)
delay 0 (XDATDLY = 00b) mode
(1)
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also
inverted.
(2)
Minimum delay times also represent minimum output hold times.
(3)
P = (1/SYSCLK2), where SYSCLK2 is an output clock of PLLC1 (see Section 3.5) .
(4)
Use which ever value is greater.
(5)
Extra delay from FSX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.
if DXENA = 0, then D1 = D2 = 0
if DXENA = 1, then D1 = 4P, D2 = 8P
Figure 5-41. ASP Timing
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
139



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com