PM7347 datasheet(203/341 Pages) PMC

203 / 341 page

S/UNI®-JET Data Sheet

Released

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

203

Document ID: PMC-1990267, Issue 3

Bit

Type

Function

Default

Bit 7

R/W

GFC[3]

Bit 6

R/W

GFC[2]

Bit 5

R/W

GFC[1]

Bit 4

R/W

GFC[0]

Bit 3

R/W

PTI[3]

Bit 2

R/W

PTI[2]

Bit 1

R/W

PTI[1]

Bit 0

R/W

CLP

GFC[3:0]

The GFC[3:0] bits contain the pattern to match in the first, second, third, and fourth bits of

the first octet of the 53-octet cell, in conjunction with the Idle Cell Header Mask Register.

The IDLEPASS bit in the Configuration 2 Register must be set to logic zero to enable

dropping of cells matching this pattern. Note: An all-zeros pattern must be present in the VPI

and VCI fields of the idle or unassigned cell.

PTI[2:0]

The PTI[2:0] bits contain the pattern to match in the fifth, sixth, and seventh bits of the fourth

octet of the 53-octet cell, in conjunction with the Idle Cell Header Mask Register. The

IDLEPASS bit in the Configuration 2 Register must be set to logic zero to enable dropping of

cells matching this pattern.

CLP

The CLP bit contains the pattern to match in the eighth bit of the fourth octet of the 53-octet

cell, in conjunction with the Match Header Mask Register. The IDLEPASS bit in the

Configuration 2 Register must be set to logic zero to enable dropping of cells matching this

pattern.

PM7347 Datasheet(PDF) 203 Page - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 203 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL