Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 211 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 211 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 207Page - PMC-Sierra, Inc PM7347 Datasheet HTML 208Page - PMC-Sierra, Inc PM7347 Datasheet HTML 209Page - PMC-Sierra, Inc PM7347 Datasheet HTML 210Page - PMC-Sierra, Inc PM7347 Datasheet HTML 211Page - PMC-Sierra, Inc PM7347 Datasheet HTML 212Page - PMC-Sierra, Inc PM7347 Datasheet HTML 213Page - PMC-Sierra, Inc PM7347 Datasheet HTML 214Page - PMC-Sierra, Inc PM7347 Datasheet HTML 215Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 211 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
211
Document ID: PMC-1990267, Issue 3
Register 380H: TXCP-50 Configuration 1
Bit
Type
Function
Default
Bit 7
R/W
TPTYP
0
Bit 6
R/W
TCALEVEL0
0
Bit 5
R/W
HSCR
0
Bit 4
R/W
HCSDQDB
0
Bit 3
R/W
HCSB
0
Bit 2
R/W
HCSADD
1
Bit 1
R/W
DSCR
0
Bit 0
R/W
FIFORST
0
FIFORST
The FIFORST bit is used to reset the four cell transmit FIFO. When FIFORST is set to logic
zero, the FIFO operates normally. When FIFORST is set to logic one, the FIFO is
immediately emptied and ignores writes. The FIFO remains empty and continues to ignore
writes until a logic zero is written to FIFORST. Null/unassigned cells are transmitted until a
subsequent cell is written to the FIFO.
See Section 13.9on resetting the receive and transmit FIFOs.
DSCR
The DSCR bit controls the scrambling of the cell payload. When DSCR is a logic one, cell
payload scrambling is disabled. When DSCR is a logic zero, payload scrambling is enabled.
In the case where HSCR is logic one, the payload will be scrambled (along with the header)
regardless of the setting of the DSCR bit.
HCSADD
The HCSADD bit controls the addition of the coset polynomial, x6+x4+x2+1, to the HCS
octet prior to insertion in the synchronous payload envelope. When HCSADD is a logic one,
the polynomial is added, and the resulting HCS is inserted. When HCSADD is a logic zero,
the polynomial is not added, and the unmodified HCS is inserted. HCSADD takes effect
unconditionally regardless of whether a null/unassigned cell is being transmitted or whether
the HCS octet has been read from the FIFO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com