Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 237 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 237 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 233Page - PMC-Sierra, Inc PM7347 Datasheet HTML 234Page - PMC-Sierra, Inc PM7347 Datasheet HTML 235Page - PMC-Sierra, Inc PM7347 Datasheet HTML 236Page - PMC-Sierra, Inc PM7347 Datasheet HTML 237Page - PMC-Sierra, Inc PM7347 Datasheet HTML 238Page - PMC-Sierra, Inc PM7347 Datasheet HTML 239Page - PMC-Sierra, Inc PM7347 Datasheet HTML 240Page - PMC-Sierra, Inc PM7347 Datasheet HTML 241Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 237 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
237
Document ID: PMC-1990267, Issue 3
Register 3A0H: PRGD Control
Bit
Type
Function
Default
Bit 7
R/W
PDR[1]
0
Bit 6
R/W
PDR[0]
0
Bit 5
R/W
QRSS
0
Bit 4
R/W
PS
0
Bit 3
R/W
TINV
0
Bit 2
R/W
RINV
0
Bit 1
R/W
AUTOSYNC
1
Bit 0
R/W
MANSYNC
0
PDR[1:0]
The PDR[1:0] bits select the content of the four pattern detector registers (at addresses xACH
to xAFH) to be any one of the pattern receive registers, the error count holding registers, or
the bit count holding registers. The selection is shown in Table 25:
Table 25 PRGD Pattern Detector Register Configuration
PDR[1:0]
PDR#1
PDR#2
PDR#3
PDR#4
00, 01
Pattern Receive (LSB)
Pattern Receive
Pattern Receive
Pattern Receive (MSB)
10
Error Count (LSB)
Error Count
Error Count
Error Count (MSB)
11
Bit Count (LSB)
Bit Count
Bit Count
Bit Count(MSB)
QRSS
The QRSS bit enables the zero suppression feature required when generating the QRSS
sequence. When QRSS is a logic one, a one is forced in the TDATO stream when the
following 14 bit positions are all zeros. When QRSS is a logic zero, the zero suppression
feature is disabled.
PS
The PS bit selects the generated pattern. When PS is a logic one, a repetitive pattern is
generated. When PS is a logic zero, a pseudo-random pattern is generated.
The PS bit must be programmed to the desired setting before programming any other PRGD
registers, or the transmitted pattern may be corrupted. Any time the setting of the PS bit is
changed, the rest of the PRGD registers should be reprogrammed.
TINV
The TINV bit controls the logical inversion of the generated data stream. When TINV is a
logic one, the data is inverted. When TINV is a logic zero, the data is not inverted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com