Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 239 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 239 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 235Page - PMC-Sierra, Inc PM7347 Datasheet HTML 236Page - PMC-Sierra, Inc PM7347 Datasheet HTML 237Page - PMC-Sierra, Inc PM7347 Datasheet HTML 238Page - PMC-Sierra, Inc PM7347 Datasheet HTML 239Page - PMC-Sierra, Inc PM7347 Datasheet HTML 240Page - PMC-Sierra, Inc PM7347 Datasheet HTML 241Page - PMC-Sierra, Inc PM7347 Datasheet HTML 242Page - PMC-Sierra, Inc PM7347 Datasheet HTML 243Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 239 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
239
Document ID: PMC-1990267, Issue 3
Register 3A1H: PRGD Interrupt Enable/Status
Bit
Type
Function
Default
Bit 7
R/W
SYNCE
0
Bit 6
R/W
BEE
0
Bit 5
R/W
XFERE
0
Bit 4
R
SYNCV
X
Bit 3
R
SYNCI
X
Bit 2
R
BEI
X
Bit 1
R
XFERI
X
Bit 0
R
OVR
X
SYNCE
The SYNCE bit enables the generation of an interrupt when the pattern detector changes
synchronization state. When SYNCE is set to logic one, the interrupt is enabled.
BEE
The BEE bit enables the generation of an interrupt when a bit error is detected in the receive
data. When BEE is set to logic one, the interrupt is enabled.
XFERE
The XFERE bit enables the generation of an interrupt when an accumulation interval is
completed and new values are stored in the receive pattern registers, the bit counter holding
registers, and the error counter holding registers. When XFERE is set to logic one, the
interrupt is enabled.
SYNCV
The SYNCV bit indicates the synchronization state of the pattern detector. When SYNCV is a
logic one the pattern detector is synchronized (the pattern detector has observed at least 32
consecutive error-free bit periods). When SYNCV is a logic zero, the pattern detector is out-
of-sync (the pattern detector has detected six or more bit errors in a 64 bit period window).
SYNCI
The SYNCI bit indicates that the detector has changed synchronization state since the last
time this register was read. If SYNCI is logic one, then the pattern detector has gained or lost
synchronization at least once. SYNCI is set to logic zero when this register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com