Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 144 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 144 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 140Page - PMC-Sierra, Inc PM7347 Datasheet HTML 141Page - PMC-Sierra, Inc PM7347 Datasheet HTML 142Page - PMC-Sierra, Inc PM7347 Datasheet HTML 143Page - PMC-Sierra, Inc PM7347 Datasheet HTML 144Page - PMC-Sierra, Inc PM7347 Datasheet HTML 145Page - PMC-Sierra, Inc PM7347 Datasheet HTML 146Page - PMC-Sierra, Inc PM7347 Datasheet HTML 147Page - PMC-Sierra, Inc PM7347 Datasheet HTML 148Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
144
Document ID: PMC-1990267, Issue 3
WORDERR
The WORDERR bit selects whether the framing bit error indication pulses accumulated in
PMON indicate all bit errors in the framing pattern or only one error for one or more errors in
the framing pattern. When WORDERR is logic one, the FERR indication to PMON pulses
once per frame, accumulating one error for one or more framing bit errors occurred. When
WORDERR is logic zero, the FERR indication to PMON pulses for each and every framing
bit error that occurs; PMON accumulates all framing bit errors.
Reserved
The Reserved bit must be set to logic zero for proper operation.
WORDBIP
The WORDBIP bit selects whether the parity bit error indication pulses to the E3-TRAN
block indicate all bit errors in the BIP-8 pattern or only one error for one or more errors in the
BIP-8 pattern. When WORDBIP is logic one, the parity error indication to the E3 TRAN
block pulses once per frame, indicating that one or more parity bit errors occurred. When
WORDBIP is logic zero, the parity error indication to the E3-TRAN block pulses for each
and every parity bit error that occurs. For G.832 applications, this bit should be set to logic
one.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com