Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 183 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 183 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 179Page - PMC-Sierra, Inc PM7347 Datasheet HTML 180Page - PMC-Sierra, Inc PM7347 Datasheet HTML 181Page - PMC-Sierra, Inc PM7347 Datasheet HTML 182Page - PMC-Sierra, Inc PM7347 Datasheet HTML 183Page - PMC-Sierra, Inc PM7347 Datasheet HTML 184Page - PMC-Sierra, Inc PM7347 Datasheet HTML 185Page - PMC-Sierra, Inc PM7347 Datasheet HTML 186Page - PMC-Sierra, Inc PM7347 Datasheet HTML 187Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 183 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
183
Document ID: PMC-1990267, Issue 3
Register 358H: TDPR Configuration
Bit
Type
Function
Default
Bit 7
R/W
FLGSHARE
1
Bit 6
R/W
FIFOCLR
0
Bit 5
R/W
Reserved
0
Bit 4
Unused
X
Bit 3
R/W
EOM
0
Bit 2
R/W
ABT
0
Bit 1
R/W
CRC
1
Bit 0
R/W
EN
0
Consecutive writes to the TDPR Configuration, TDPR Interrupt Status/UDR Clear, and TDPR
Transmit Data Register and reads of the TDPR Interrupt Status/UDR Clear Register should not
occur at rates greater than 1/8th that of the clock selected by the LINESYSCLK bit of the S/UNI-
JET Miscellaneous Register (39BH).
EN
The EN bit enables the TDPR functions. When EN is set to logic one, the TDPR is enabled
and flag sequences are sent until data is written into the TDPR Transmit Data Register. When
the EN bit is set to logic zero, the TDPR is disabled and an all-ones Idle sequence is
transmitted on the datalink.
CRC
The CRC enable bit controls the generation of the CCITT_CRC frame check sequence (FCS).
Setting the CRC bit to logic one enables the CCITT-CRC generator and appends the 16-bit
FCS to the end of each message. When the CRC bit is set to logic zero, the FCS is not
appended to the end of the message. The CRC type used is the CCITT-CRC with generator
polynomial x16 + x12 + x5 + 1. The high order bit of the FCS word is transmitted first.
ABT
The Abort (ABT) bit controls the sending of the seven consecutive-ones HDLC abort code.
Setting the ABT bit to a logic one causes the 01111111 code (the 0 is transmitted first) to be
transmitted after the current byte from the TDPR FIFO is transmitted. The TDPR FIFO is
then reset. All data in the TDPR FIFO will be lost. Aborts are continuously sent and the FIFO
is held in reset until this bit is reset to a logic zero. At least one Abort sequence will be sent
when the ABT bit transitions from logic zero to logic one.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com