Electronic Components Datasheet Search
  English  ▼

X  

C8051F360 Datasheet(PDF) 85 Page - Silicon Laboratories

Part # C8051F360
Description  Mixed Signal ISP Flash MCU Family
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F360 Datasheet(HTML) 85 Page - Silicon Laboratories

Back Button C8051F360 Datasheet HTML 81Page - Silicon Laboratories C8051F360 Datasheet HTML 82Page - Silicon Laboratories C8051F360 Datasheet HTML 83Page - Silicon Laboratories C8051F360 Datasheet HTML 84Page - Silicon Laboratories C8051F360 Datasheet HTML 85Page - Silicon Laboratories C8051F360 Datasheet HTML 86Page - Silicon Laboratories C8051F360 Datasheet HTML 87Page - Silicon Laboratories C8051F360 Datasheet HTML 88Page - Silicon Laboratories C8051F360 Datasheet HTML 89Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 288 page
background image
Rev. 1.0
85
C8051F360/1/2/3/4/5/6/7/8/9
JZ rel
Jump if A equals zero
2
2/3*
JNZ rel
Jump if A does not equal zero
2
2/3*
CJNE A, direct, rel
Compare direct byte to A and jump if not equal
3
3/4*
CJNE A, #data, rel
Compare immediate to A and jump if not equal
3
3/4*
CJNE Rn, #data, rel
Compare immediate to Register and jump if not
equal
3
3/4*
CJNE @Ri, #data, rel
Compare immediate to indirect and jump if not
equal
3
4/5*
DJNZ Rn, rel
Decrement Register and jump if not zero
2
2/3*
DJNZ direct, rel
Decrement direct byte and jump if not zero
3
3/4*
NOP
No operation
1
1
* Branch instructions will incur a cache-miss penalty if the branch target location is not already stored in
the Branch Target Cache. See Section “14. Branch Target Cache” on page 145 for more details.
Notes on Registers, Operands and Addressing Modes:
Rn - Register R0-R7 of the currently selected register bank.
@Ri - Data RAM location addressed indirectly through R0 or R1.
rel - 8-bit, signed (2s complement) offset relative to the first byte of the following instruction. Used by
SJMP and all conditional jumps.
direct - 8-bit internal data location’s address. This could be a direct-access Data RAM location (0x00-
0x7F) or an SFR (0x80-0xFF).
#data - 8-bit constant
#data16 - 16-bit constant
bit - Direct-accessed bit in Data RAM or SFR
addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same
2K-byte page of program memory as the first byte of the following instruction.
addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within
the 64K-byte program memory space.
There is one unused opcode (0xA5) that performs the same function as NOP.
All mnemonics copyrighted © Intel Corporation 1980.
Table 9.1. CIP-51 Instruction Set Summary (Continued)
Mnemonic
Description
Bytes
Clock
Cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com