| Electronic Components Datasheet Search |
|
C8051F360 Datasheet(PDF) 217 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
C8051F360 Datasheet(HTML) 217 Page - Silicon Laboratories |
|
217 / 288 page ![]() Rev. 1.0 217 C8051F360/1/2/3/4/5/6/7/8/9 18.6. SMBus Status Decoding The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. The shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification. Table 18.4. SMBus Status Decoding Values Read Current SMbus State Typical Response Options Values Written 1110 0 0 X A master START was generated. Load slave address + R/W into SMB0DAT. 0 0 X 1100 000 A master data or address byte was transmitted; NACK received. Set STA to restart transfer. 1 0 X Abort transfer. 0 1 X 001 A master data or address byte was transmitted; ACK received. Load next data byte into SMB0DAT. 0 0 X End transfer with STOP. 0 1 X End transfer with STOP and start another transfer. 1 1 X Send repeated START. 1 0 X Switch to Master Receiver Mode (clear SI without writ- ing new data to SMB0DAT). 0 0 X |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |