Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

KS8893ML Datasheet(PDF) 83 Page - Micrel Semiconductor

Part # KS8893ML
Description  Integrated 3-Port 10/100 Managed Switch with PHYs Preliminary Data Sheet Rev. 1.0
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

KS8893ML Datasheet(HTML) 83 Page - Micrel Semiconductor

Back Button KS8893ML Datasheet HTML 79Page - Micrel Semiconductor KS8893ML Datasheet HTML 80Page - Micrel Semiconductor KS8893ML Datasheet HTML 81Page - Micrel Semiconductor KS8893ML Datasheet HTML 82Page - Micrel Semiconductor KS8893ML Datasheet HTML 83Page - Micrel Semiconductor KS8893ML Datasheet HTML 84Page - Micrel Semiconductor KS8893ML Datasheet HTML 85Page - Micrel Semiconductor KS8893ML Datasheet HTML 86Page - Micrel Semiconductor KS8893ML Datasheet HTML 87Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 106 page
background image
Micrel
KS8893M/ML/MI
June 2005
83
M9999-063005
Registers 118 to 120
Registers 118 to 120 are User Defined Registers (UDRs). These are general purpose read/write registers that can
be used to pass user defined control and status information between the KS8893M and the external processor.
Register 118 (0x76): User Defined Register 1
Bit
Name
R/W
Description
Default
7-0
UDR1
R/W
0x00
Register 119 (0x77): User Defined Register 2
Bit
Name
R/W
Description
Default
7-0
UDR2
R/W
0x00
Register 120 (0x78): User Defined Register 3
Bit
Name
R/W
Description
Default
7-0
UDR3
R/W
0x00
Registers 121 to 131
Registers 121 to 131 provide read and write access to the static MAC address table, VLAN table, dynamic MAC
address table, and MIB counters.
Register 121 (0x79): Indirect Access Control 0
Bit
Name
R/W
Description
Default
7-5
Reserved
R/W
Reserved
Do not change the default values.
000
4
Read High /
Write Low
R/W
= 1, read cycle
= 0, write cycle
0
3-2
Table Select
R/W
00 = static MAC address table selected
01 = VLAN table selected
10 = dynamic MAC address table selected
11 = MIB counter selected
00
1-0
Indirect
Address High
R/W
Bits [9:8] of indirect address
00
Register 122 (0x7A): Indirect Access Control 1
Bit
Name
R/W
Description
Default
7-0
Indirect
Address Low
R/W
Bits [7:0] of indirect address
0000_0000
Note: A write to register 122 triggers the read/write command. Read or write access is determined by register 121 bit 4.
Register 123 (0x7B): Indirect Data Register 8
Bit
Name
R/W
Description
Default
7
CPU Read
Status
RO
This bit is applicable only for dynamic MAC
address table and MIB counter reads.
= 1, read is still in progress
= 0, read has completed
0
6-3
Reserved
RO
Reserved
0000
2-0
Indirect Data
[66:64]
RO
Bits [66:64] of indirect data
000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com