| Electronic Components Datasheet Search |
|
TMPR4937 Datasheet(PDF) 508 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4937 Datasheet(HTML) 508 Page - Toshiba Semiconductor |
|
508 / 552 page ![]() Chapter 21 Electrical Characteristics 21-2 21.3 DC characteristics 21.3.1 DC characteristics of pins other than PCI Interface pins (Tc = 0 - 70°C, VddIO = 3.3V ± 0.2V, VCCInt = 1.5V ± 0.1V, VSS = 0V) Item Symbol Condition Min. Max. Unit Low-level Input Voltage VIL1 (1) −0.3 0.8 V High-level Input Voltage VIH1 (1) 2.0 VCCIO + 0.3 V Low-level Output Current IOL1 IOL2 (2)VOL = 0.4 V (3)VOL = 0.4 V 8 4 ⎯ ⎯ mA mA Low-level Output Current IOL3 IOL4 (4)VOL = 0.4 V (5)VOL = 0.4 V 16 8 ⎯ ⎯ mA mA High-level Output Current IOH1 IOH2 (2)VOH = 2.4 V (3)VOH = 2.4 V ⎯ ⎯ −8 −4 mA mA High-level Output Current IOH3 IOH4 (4)VOH = 2.4 V (5)VOH = 2.4 V ⎯ ⎯ −16 −8 mA mA Low-level Input Leak Current IIL1 IIL2 (6)VIN=VSS (7)VIN=VSS −10 −200 10 −10 µA µA High-level Input Leak Current IIH1 (8)VIN=VCCIO −10 10 µA Hi-Z Output Leak Current IOZ (9) −10 10 µA Operating Current (Internal) ICCInt VddIN = 1.6 V, Internal core frequency = 300 MHz ⎯ 500 mA Operating Current (I/O Pin) ICCIO VddIO = 3.5 V, External bus frequency = 100 MHz Pin capacitance load = 25 pF ⎯ 400 mA (1) : All input pins except for the PCI interface signal pins, and all bidirectional pins (during input) (2) : ACE*, ACK*, BUSSPRT*, BWE[3:0]*, CE[7:0]*, DMAACK[3:0], DMADONE*, WDRST*, HALTDOZE, PIO[7:0], RTS[1:0], SWE*, SYSCLK, TIMER[1:0] and TXD[1:0] (3) : DCLK, PCST[8:0], TDO and TPC[3:1] (4) : ADDR[19:0], CAS*, CB[7:0], CKE, DATA[63:0], DQM[7:0], OE*, RAS*, SDCLK[3:0], SDCLKIN, SDCS[3:0]*, and WE* when drive capacity is set to 16 mA. (5) : ADDR[19:0], CAS*, CB[7:0], CKE, DATA[63:0], DQM[7:0], OE*, RAS*, SDCLK[3:0], SDCLKIN, SDCS[3:0]*, and WE* when drive capacity is set to 8 mA. (6) : CGRESET*, RESET*, TRST*, BYPASSPLL*, MASTERCLK, SDCLKIN and SDIN[1] (7) : CTS[1:0]*, DMAREQ[3:0], DMADONE*, RXD[1:0], SCLK, TCLK, INT[5:0], TCK, TDI, TEST[4:0]*, TMS, ACK*, CB[7:0], DATA[63:0], ADDR[19:0], NMI* and PIO[7:0] (8) : Signal in (6) and (7) above (9) : DCLK, TDO |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |