TMPR4938 datasheet(413/716 Pages) TOSHIBA

413 / 716 page

Chapter 12 Timer/Counter

12-11

12.4.2 Timer Interrupt Status Register n (TMTISRn)

TMTISR0 0xF004

TMTISR1 0xF104

TMTISR2 0xF204

Reserved

: Type

: Initial value

Reserved

TWIS TPIBS TPIAS

TIIS

RW0C RW0C RW0C RW0C : Type

: Initial value

Bit

Mnemonic

Field Name

Description

Read/Write

31:4

Reserved

⎯

TWIS

Watchdog Timer

Status

Watchdog Timer TMCPRA Match Status (Default: 0)

(This bit is Reserved in the case of the TMTISR0 Register and the TMTISR1

When in the Watchdog Timer mode, this bit is set when the counter value

matches Compare Register 2 (TMCPRA2).

This bit is cleared by writing a “0” to it.

During Read

0: Did not match the Compare Register

1: Matched the Compare Register

During Write

0: Negate interrupt

1: Invalid

R/W0C

TPIBS

Pulse Generator

TMCPRB Status

Pulse Generator TMCPRB Match Status (Default: 0)

(This bit is Reserved in the case of the TMTISR2 Register.)

When in the Pulse Generator mode, this bit is set when the counter value

matches Compare Register Bn (TMCPRBn).

This bit is cleared by writing a “0” to it.

During Read

0: Did not match the Compare Register

1: Matched the Compare Register

During Write

0: Clear

1: Invalid

R/W0C

TPIAS

Pulse Generator

TMCPRA Status

Pulse Generator TMCPRA Match Status (Default: 0)

(This bit is Reserved in the case of the TMTISR2 Register.)

When in the Pulse Generator mode, this bit is set when the counter value

matches Compare Register A n (TMCPRAn).

This bit is cleared by writing a “0” to it.

During Read

0: Did not match the Compare Register

1: Matched the Compare Register

During Write

0: Clear

1: Invalid

R/W0C

TIIS

Interval Timer

TMCPRA Status

Interval Timer TMCPRA Match Status (Default: 0)

When in the Interval Timer mode, this bit is set when the counter value

matches Compare Register A n (TMCPRAn).

This bit is cleared by writing a “0” to it.

During Read

0: Did not match the Compare Register

1: Matched the Compare Register

During Write

0: Clear

1: Invalid

R/W0C

Figure 12.4.2 Timer Interrupt Status Register

TMPR4938 Datasheet(PDF) 413 Page - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 413 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL