| Electronic Components Datasheet Search |
|
ADF4378 Datasheet(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4378 Datasheet(HTML) 1 Page - Analog Devices |
|
1 / 84 page ![]() Data Sheet ADF4378 Microwave Wideband Synthesizer with Integrated VCO and Deterministic General- Purpose Pulse Retimer Rev. A DOCUMENT FEEDBACK TECHNICAL SUPPORT Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. FEATURES ► Output frequency range: 800 MHz to 12.8 GHz ► Jitter = 18 fsRMS (integration bandwidth: 100 Hz to 100 MHz) ► Jitter = 27 fsRMS (ADC SNR method) ► Wideband noise floor: −160 dBc/Hz at 12 GHz ► Retimed LVDS SYSREF output ► General-purpose pulse retimer for SYSREF, SYNC, and MCS applications ► PLL specifications ► −239 dBc/Hz: normalized in-band phase noise floor ► −147 dBc/Hz: normalized in-band 1/f phase noise floor ► Phase detector frequency up to 500 MHz ► Reference input frequency up to 1000 MHz ► Typical spurious fPFD: −95 dBc PFD at fOUT = 12 GHz ► Reference input to output delay specifications ► Device-to-device standard deviation: 3 ps ► Temperature coefficient: 0.03 ps/°C ► Adjustment step size: < ±0.1 ps ► Multichip output phase alignment ► 3.3 V and 5 V power supplies ► Available in 48-lead, 7 mm × 7 mm LGA package APPLICATIONS ► High performance data converter and MxFE clocking ► Wireless infrastructure (MC-GSM, 5G) ► Test and measurement ► FPGA with integrated data converters GENERAL DESCRIPTION The ADF4378 is a high performance, ultra-low jitter, integer-N phased locked loop (PLL) with an integrated voltage controlled oscillator (VCO) and system reference (SYSREF) retimer ideally suited for data converter and mixed signal front end (MxFE) clock applications. The high performance PLL has a −239 dBc/Hz: nor- malized in-band phase noise floor, ultra-low 1/f noise, and a high phase/frequency detector (PFD) frequency that can achieve ultra- low in-band noise and integrated jitter. The fundamental VCO and output divider of the ADF4378 generate frequencies from 800 MHz to 12.8 GHz. The ADF4378 integrates all necessary power-supply bypass capacitors, which saves board space on compact boards. For multiple data converter and MxFE clock applications, the ADF4378 simplifies clock alignment and calibration routines re- quired with other clock solutions by implementing the automatic reference to output synchronization feature, the matched reference to output delays across process, voltage, and temperature feature, and the less than ±0.1 ps, jitter free reference to output delay adjustment capability feature. The general-purpose pulse retimer feature allows for predicta- ble and precise multichip clock and pulse alignment for SYS- REF, SYNC, and multichip synchronization (MCS) architectures. JESD204B and JESD204C Subclass 1 solutions are supported by pairing the ADF4378 with an integrated circuit (IC) that distributes pairs of reference and SYSREF signals. The pulse retimer feature simplifies the system design by allowing the widely distributed SYSREF to only meet the slower reference frequency timing vs. the much more stringent output clock timing. Serial-peripheral interface (SPI) selectable current-mode logic (CML)/low-voltage positive/pseudo emitter-coupled logic (LVPECL) or low-voltage dif- ferential signaling (LVDS) SYSREF input and LVDS SYSREF out- put allow CML to LVDS signal conversion, which simplifies clock and SYSREF alignment for various converters. The pulse retimer feature also can be used with transceiver MCS signals and SYNC signals for other ICs. |
Similar Part No. - ADF4378 |
|
Similar Description - ADF4378 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |