Electronic Components Datasheet Search
  English  ▼

X  

TC9328AF Datasheet(PDF) 25 Page - Toshiba Semiconductor

Part # TC9328AF
Description  Portable Audio DTS Controller (DTS-21)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TC9328AF Datasheet(HTML) 25 Page - Toshiba Semiconductor

Back Button TC9328AF Datasheet HTML 21Page - Toshiba Semiconductor TC9328AF Datasheet HTML 22Page - Toshiba Semiconductor TC9328AF Datasheet HTML 23Page - Toshiba Semiconductor TC9328AF Datasheet HTML 24Page - Toshiba Semiconductor TC9328AF Datasheet HTML 25Page - Toshiba Semiconductor TC9328AF Datasheet HTML 26Page - Toshiba Semiconductor TC9328AF Datasheet HTML 27Page - Toshiba Semiconductor TC9328AF Datasheet HTML 28Page - Toshiba Semiconductor TC9328AF Datasheet HTML 29Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 84 page
background image
TC9328AF
2004-09-13
25
○
System Reset
The device’s system will be reset when the RESET pin is subject to the “L” level or when a voltage of 0
V → 0.9 V or more is supplied to the VDD pin (power-on reset). The program will start from 0 address
immediately after about 100 ms stand-by time. The RESET pin should be fixed at the “H” level as the
power-on reset function is used under normal condition.
Note: A power-on reset function can be forbidden with Al switch. Please specify power-on reset prohibition and
use in ES order request sheet. In case of forbidden the power-on reset function, reset with a RESET
pin.
Note: The LCD common signal and the segment output will be fixed at the “L” level during system reset and the
subsequent stand-by period.
Note: Among the internal port shown in the above I/O map, the port which is not initialized after the system
reset should be initialized by the program. The inside port on the I/O map, the port or bit with
mark on
I/O map is set to “0” after system reset and the port or bit with
mark is set to “1”. The port or bit with no
mark is unfixed.
Note: When power supply voltage may become below 0.9 V, set up the clock stop mode or operate the reset
function. The CPU operations are reset when a power supply voltage is re-apply from 0.3 to 0.6 V.
(Power-on reset)
φL2F
OUT2
I/O
φL2D
Y1
Y2
Y4
Y8
I/O control -1
8
-0
-1
-2
-3
φL1
OUT1
I/O
Code
Y1
Y2
Y4
Y8
Reference select
Programmable
counter
5
R0
R1
R2
P16
After system reset, this
port is set to “0”.
After system reset, this
port is set to “1”.
After system reset, this bit
is unfixed.
CPU
operation
VDD pin
RESET
pin
GND
XOUT pin
Internal reset
signal
Reset
Stand-by
(about 100 ms)
CPU operation
Stand-by
(about 100 ms)
CPU
operation
Stand-by
(about 100 ms)
(Note)
(Note)
GND
A crystal oscillator stops during
the reset from a reset pin.
<Timing of operation>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com