F24 datasheet(74/210 Pages) RENESAS

74 / 210 page

RL78/F23, F24

3. ELECTRICAL SPECIFICATIONS (GRADE 3)

R01DS0446EJ0120 Rev.1.20

Page 74 of 207

Dec 31, 2025

(8) Communication at different potential (UART mode) (TXD output buffer: N-ch open-drain, RXD input buffer:

TTL)

(TA = -40 to +105

°C, 4.0 V ≤ EVDD0 = EVDD1 = VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

Transfer rate

–

Reception

2.7 V

≤ Vb ≤ EVDD0,

VIH = 2.2 V,

VIL = 0.8 V

fMCK/6

bps

Theoretical value of the

maximum transfer rate Note

(Cb = 30 pF)

5.3

Mbps

Transmission

2.7 V

≤ Vb ≤ EVDD0,

VOH = 2.2 V,

VOL = 0.8 V

Smaller number

of the values

given by fMCK/6

and expression

1 is applicable.

bps

Theoretical value of the

maximum transfer rate Note

(Cb = 30 pF)

Normal slew rate

5.3

Mbps

Note Expression 1: Maximum transfer rate = 1 / [{ -Cb × Rb × ln (1 - 2.2/Vb) } × 3]

UART mode connection diagram (during communication at different potential)

User's device

RL78

microcontroller

TXD0, TXD1

RXD0, RXD1

F24 Datasheet(PDF) 74 Page - Renesas Technology Corp

F24 Datasheet(HTML) 74 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL