F24 datasheet(113/210 Pages) RENESAS

113 / 210 page

RL78/F23, F24

4. ELECTRICAL SPECIFICATIONS (GRADE 4)

R01DS0446EJ0120 Rev.1.20

Page 113 of 207

Dec 31, 2025

4.4 AC Characteristics

4.4.1 Basic Operation

(TA = -40 to +125

°C, 2.7 V ≤ EVDD0 = EVDD1 = VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

Instruction cycle (minimum

instruction execution time)

TCY

High-speed on-chip oscillator clock operation

0.025

0.5

µs

High-speed system clock operation

0.05

0.5

µs

PLL clock operation

0.025

0.5

µs

Subsystem clock operation

28.5

30.5

34.5

µs

Low-speed on-chip oscillator clock operation

66.6

µs

In self programming mode

0.025

0.5

µs

CPU/peripheral hardware

clock frequency

fCLK

0.025

66.6

µs

External system clock

frequency

fEX

2.0

20.0

MHz

fEXS

kHz

External system clock input

high-level width, low-level

width

tEXH, tEXL

tEXHS, tEXLS

13.7

µs

TI00 to TI07, TI10 to TI17

input high-level width, low-

level width

tTIH, tTIL

1/fMCK+10

TO00 to TO07,

TO10 to TO17,

TRDIOA0, TRDIOA1,

TRDIOB0, TRDIOB1,

TRDIOC0, TRDIOC1,

TRDIOD0, TRDIOD1,

TRJIO0, TRJO0

output frequency

fTO

Normal slew rate,

C = 30 pF

4.0 V

≤ EVDD0 ≤ 5.5 V

MHz

2.7 V

≤ EVDD0 < 4.0 V

MHz

TO01, TO06, TO07,

TO11, TO13,

TRDIOC0, TRDIOD0,

TRDIOD1, TRJO0 only,

Special slew rate,

C = 30 pF

MHz

PCLBUZ0 output frequency

fPCL

Normal slew rate

C = 30 pF

4.0 V

≤ EVDD0 ≤ 5.5 V

MHz

2.7 V

≤ EVDD0 < 4.0 V

MHz

Special slew rate

C = 30 pF

MHz

Timer RJ input cycle

TRJIO0

100

Timer RJ input high-level

width, low-level width

tTJIH, tTJIL

TRJIO0

Timer RDe input high-level,

low-level width

tTDIH, tTDIL

TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1,

TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1,

TRDCLK0, TRD0RES, TRD1RES

3/fTRD

Timer RDe pulse output

forced cutoff signal low-level

width

tTDSIL

P137/INTP0

2MHz < fCLK

≤ 40MHz

µs

fCLK

≤ 2 MHz

1/fCLK + 1

µs

Caution Excluding the error in oscillation frequency accuracy.

Remarks 1. fMCK: Timer array unit operation clock frequency

2. fTRD: Timer RDe operation clock frequency

F24 Datasheet(PDF) 113 Page - Renesas Technology Corp

F24 Datasheet(HTML) 113 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL