Electronic Components Datasheet Search
  English  ▼

X  

F24 Datasheet(PDF) 120 Page - Renesas Technology Corp

Part # F24
Description  RENESAS MCU
PDF  210 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

F24 Datasheet(HTML) 120 Page - Renesas Technology Corp

Back Button F24 Datasheet HTML 116Page - Renesas Technology Corp F24 Datasheet HTML 117Page - Renesas Technology Corp F24 Datasheet HTML 118Page - Renesas Technology Corp F24 Datasheet HTML 119Page - Renesas Technology Corp F24 Datasheet HTML 120Page - Renesas Technology Corp F24 Datasheet HTML 121Page - Renesas Technology Corp F24 Datasheet HTML 122Page - Renesas Technology Corp F24 Datasheet HTML 123Page - Renesas Technology Corp F24 Datasheet HTML 124Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 210 page
background image
RL78/F23, F24
4. ELECTRICAL SPECIFICATIONS (GRADE 4)
R01DS0446EJ0120 Rev.1.20
Page 120 of 207
Dec 31, 2025
(4)
During communication at same potential (CSI mode) (slave mode, SCKp … external clock input, normal slew
rate)
(TA = -40 to +125
°C, 2.7 V ≤ EVDD0 = EVDD1 = VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCKp cycle time
tKCY2
32 MHz
< fMCK
10/fMCK
ns
fMCK
≤ 32 MHz
8/fMCK
ns
SCKp high-level width,
low-level width
tKH2, tKL2
tKCY2/2
ns
SIp setup time
(to SCKp
↑) Note 1
tSIK2
1/fMCK + 20
ns
SIp hold time
(from SCKp
↑) Note 2
tKSI2
1/fMCK + 31
ns
Delay time from SCKp
↓ to
SOp output Note 3
tKSO2
C = 30 pF
Note 4
4.0 V
≤ VDD = EVDD0 = EVDD1 ≤ 5.5 V
2/fMCK + 44
ns
2.7 V
≤ VDD = EVDD0 = EVDD1 < 4.0 V
2/fMCK + 57
ns
SSIp setup time
tSSIK
DAP = 0
120
ns
DAP = 1
1/fMCK + 120
ns
SSIp hold time
tKSSI
DAP = 0
1/fMCK + 120
ns
DAP = 1
120
ns
Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
The Slp setup time becomes “to SCKp
↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.
The SIp hold time becomes “from SCKp
↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
The delay time to SOp output becomes “from SCKp
↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and
CKPmn = 0.
4. C is the load capacitance of the SCKp and SOp output lines.
Caution Select the normal input buffer for the SIp, SCKp and SSIp pins and normal output mode for the SOp
pin.
Remarks 1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
2. fMCK: Serial array unit operation clock frequency



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com