C511 datasheet(78/128 Pages) SIEMENS

78 / 128 page

On-Chip Peripheral Units

Semiconductor Group

6-45

When the SSC is enabled and in master mode, pins P1.3/SRI, P1.4/STO, and P1.2/SCLK will be

switched to the SSC control function. P1.4/STO and P1.2/SCLK actively will drive the lines. P1.5/

SLS will remain a regular I/O pin.

The output latches of port pins dedicated to alternate functions must be programmed to logic 1

(= state after reset).

In slave mode all four control pins will be switched to the alternate function. However, STO will stay

in the tristate state until the transmitter is enabled by SLS input being low and the TEN control bit is

set to 1. This allows for more than one slave to be connected to one select line and the final

selection of the slave will be done by a software protocol.

6.4.4 Baudrate Generation (Master Mode only)

The baudrate clock is generated out of the processor clock (fosc divided by 2). This clock is fed into

a resetable divider with seven outputs for different baudrate clocks (fosc/8 to fosc/512). One of this

eight clocks is selected by the bits BRS2,1, 0 in SSCCON and provided to the shift control logic.

Whenever the shift register is loaded with a new value, the baudrate generation is restarted with the

trailing edge of the write signal to the shift register. In the case of CPHA = 0 the baudrate generator

will be restarted in a way, that the first SCLK clock transisition will not occur before one half transmit

clock cycle time after the register load. This ensures that there is sufficient setup time between MSB

valid on the data output and the first sample clock edge and that the MSB has the same length than

the other bits. (No special care is necessary in case of CPHA=1, because here the first clock edge

will be used for shifting).

6.4.5 Write Collision Detection

When an attempt is made to write data to the shift register while a transfer is in progress, the WCOL

bit in the status register will be set. The transfer in progress continues uninterrupted, the write will

not access the shift register and will not corrupt data.

However, the data written erroneously will be stored in a shadow register and can be read by

reading the STB register.

Depending on the operation mode there are different definitions for a transfer being considered to

be in progress:

Master Mode

CPHA=0:

from the trailing edge of the write into STB until the last sample clock edge

CPHA=1:

from the first SCLK clock edge until the last sample clock edge

Note, that this also means, that writing new data into STB immediately after the transfer

complete flag has been set (also initiated with the last sample clock edge) will not generate a

write collision. However, this may shorten the lenght of the last bit (especially at slow baudrates)

and prevent STO from switching to the forced "1" between transmissions.

Slave Mode

CPHA=0:

while SLS is active

CPHA=1:

from the first SCLK clock edge until the last sample clock edge

C511 Datasheet(PDF) 78 Page - Siemens Semiconductor Group

C511 Datasheet(HTML) 78 Page - Siemens Semiconductor Group

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL