Electronic Components Datasheet Search
  English  ▼

X  

C511 Datasheet(PDF) 84 Page - Siemens Semiconductor Group

Part # C511
Description  8-Bit CMOS Microcontroller
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIEMENS [Siemens Semiconductor Group]
Direct Link  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

C511 Datasheet(HTML) 84 Page - Siemens Semiconductor Group

Back Button C511 Datasheet HTML 80Page - Siemens Semiconductor Group C511 Datasheet HTML 81Page - Siemens Semiconductor Group C511 Datasheet HTML 82Page - Siemens Semiconductor Group C511 Datasheet HTML 83Page - Siemens Semiconductor Group C511 Datasheet HTML 84Page - Siemens Semiconductor Group C511 Datasheet HTML 85Page - Siemens Semiconductor Group C511 Datasheet HTML 86Page - Siemens Semiconductor Group C511 Datasheet HTML 87Page - Siemens Semiconductor Group C511 Datasheet HTML 88Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 128 page
background image
On-Chip Peripheral Units
Semiconductor Group
6-51
6.4.8.2
SSC Interrupt Enable Register SCIEN
This byte addressable register enables or diasables interrupt request for the status bits.
This register must only be written when the SSC interrupts are disabled in the general interrupt
enable register IE (A8H), otherwise unexpected interrupt requests may occur.
Special Function Registers SCIEN (Address F9H)
Reset Value : XXXXXX00B
Note: The SSC interupt behaviour is in addition affected by bit ESSC in the interrupt enable register
IE and by bit PSSC of the interrupt priority register IP.
Bit
Function
–
Not implemented. Reserved for future use. During reads these bits will be
undefined.
WCEN
Write Collision Interrupt Enable
WCEN =0 : No interrupt request will be generated if the WCOL bit in the status
register SCF is set.
WCEN=1 : An interrupt is generated if the WCOL bit in the status register SCF is
set.
TCEN
Transfer Completed Interrupt Enable
TCEN =0 : No interrupt request will be generated if the TC bit in the status
register SCF is set.
TCEN=1 : An interrupt is generated if the TC bit in the status register SCF is set.
–
–––
F9H
SCIEN
Bit No.
7
65
43
21
0
MSB
LSB
––
WCEN TCEN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com