| Electronic Components Datasheet Search |
|
HD64F36022 Datasheet(PDF) 202 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F36022 Datasheet(HTML) 202 Page - Renesas Technology Corp |
|
202 / 384 page ![]() Section 13 Serial Communication Interface 3 (SCI3) Rev. 4.00 Sep. 23, 2005 Page 176 of 354 REJ09B0025-0400 Clock TXD RXD SCK3 BRR SMR SCR3 SSR TDR RDR TSR RSR Transmit/receive control circuit Legend: RSR: RDR: TSR: TDR: SMR: SCR3: SSR: BRR: BRC: Receive shift register Receive data register Transmit shift register Transmit data register Serial mode register Serial control register 3 Serial status register Bit rate register Bit rate counter Interrupt request (TEI, TXI, RXI, ERI) Internal clock (ø/64, ø/16, ø/4, ø) External clock BRC Baud rate generator Figure 13.1 Block Diagram of SCI3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |