Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 76 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  560 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 76 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 72Page - Renesas Technology Corp SH7101 Datasheet HTML 73Page - Renesas Technology Corp SH7101 Datasheet HTML 74Page - Renesas Technology Corp SH7101 Datasheet HTML 75Page - Renesas Technology Corp SH7101 Datasheet HTML 76Page - Renesas Technology Corp SH7101 Datasheet HTML 77Page - Renesas Technology Corp SH7101 Datasheet HTML 78Page - Renesas Technology Corp SH7101 Datasheet HTML 79Page - Renesas Technology Corp SH7101 Datasheet HTML 80Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 560 page
background image
Section 2 CPU
Rev.1.00 Sep. 18, 2008 Page 42 of 522
REJ09B0069-0100
2.6
Processing States
2.6.1
State Transitions
The CPU has five processing states: reset, exception processing, bus release, program execution,
and power-down. Figure 2.4 shows the transitions between the states.
From nay state
when
= 0
and
=1
From nay state when
= 0,
= 0,
and
=1
= 0
= 1
= 1,
= 1
Power-on reset state
Manual reset state
Bus release state
Sleep mode
Program execution state
Hardware standby mode
Software standby mode
Exception
processing state
When an internal power-on
reset by WDT or internal
manual reset by
WDT occurs
Bus request
generated
Bus request
released
Bus request
generated
Bus request
released
SSBY bit cleared
for SLEEP
instruction
SSBY bit set
for SLEEP
instruction
Power-down mode
From any state when
= 0 and
= 0
Exception
processing
endws
Exception
processing
source
occurs
Bus request
released
Bus request
released
Reset state
= 0
= 1
Figure 2.4 Transitions between Processing States
Reset State: The CPU resets in the reset state. When the
RES pin level goes low, the power-on
reset state is entered. When the
RES pin is high and the MRES pin is low, the manual reset state is
entered. When the
HSTBY pin is driven high and the RES pin level goes low, the power-on reset
state is entered.
Exception Processing State: The exception processing state is a transient state that occurs when
exception processing sources such as resets or interrupts alter the CPU’s processing state flow.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com