SH7785 datasheet(78/1692 Pages) RENESAS

78 / 1692 page

3. Instruction Set

Rev.1.00 Jan. 10, 2008 Page 48 of 1658

REJ09B0261-0100

Addressing

Mode

Instruction

Format

Effective Address Calculation Method

Calculation

Formula

indirect

with pre-

decrement

@–Rn

Effective address is register Rn contents,

decremented by a constant beforehand:

1 for a byte operand, 2 for a word operand,

4 for a longword operand, 8 for a quadword

operand.

1/2/4

Rn – 1/2/4/8

–

Rn – 1/2/4

Byte:

Rn – 1

→ Rn

Word:

Rn – 2

→ Rn

Longword:

Rn – 4

→ Rn

Quadword:

Rn – 8

→ Rn

→ EA

(Instruction

executed

with Rn after

calculation)

indirect with

displacement

@(disp:4, Rn) Effective address is register Rn contents with

4-bit displacement disp added. After disp is

zero-extended, it is multiplied by 1 (byte), 2

(word), or 4 (longword), according to the operand

size.

Rn + disp

× 1/2/4

1/2/4

disp

(zero-extended)

Byte: Rn + disp

→ EA

Word: Rn + disp

× 2 → EA

Longword:

Rn + disp

× 4 →

Indexed

indirect

@(R0, Rn)

Effective address is sum of register Rn and R0

contents.

Rn + R0

→ EA

SH7785 Datasheet(PDF) 78 Page - Renesas Technology Corp

SH7785 Datasheet(HTML) 78 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL