SH7785 datasheet(86/1692 Pages) RENESAS

86 / 1692 page

3. Instruction Set

Rev.1.00 Jan. 10, 2008 Page 56 of 1658

REJ09B0261-0100

Instruction

Operation

Instruction Code

Privileged T Bit

New

CMP/STR

Rm,Rn

When any bytes are equal,

→ T

Otherwise, 0

→ T

0010nnnnmmmm1100

—

Comparison

result

—

DIV1

Rm,Rn

1-step division (Rn

÷ Rm)

0011nnnnmmmm0100

—

Calculation

result

—

DIV0S

Rm,Rn

MSB of Rn

→ Q,

MSB of Rm

→ M, M^Q →

0010nnnnmmmm0111

—

Calculation

result

—

DIV0U

→ M/Q/T

0000000000011001

—

DMULS.L

Rm,Rn

Signed,

× Rm → MAC,

× 32 → 64 bits

0011nnnnmmmm1101

—

DMULU.L

Rm,Rn

Unsigned,

× Rm → MAC,

× 32 → 64 bits

0011nnnnmmmm0101

—

Rn – 1

→ Rn;

when Rn = 0, 1

→ T

When Rn

≠ 0, 0 → T

0100nnnn00010000

—

Comparison

result

—

EXTS.B

Rm,Rn

Rm sign-extended from

byte

→ Rn

0110nnnnmmmm1110

—

EXTS.W

Rm,Rn

Rm sign-extended from

word

→ Rn

0110nnnnmmmm1111

—

EXTU.B

Rm,Rn

Rm zero-extended from

byte

→ Rn

0110nnnnmmmm1100

—

EXTU.W

Rm,Rn

Rm zero-extended from

word

→ Rn

0110nnnnmmmm1101

—

MAC.L

@Rm+,@Rn+ Signed,

(Rn)

× (Rm) + MAC →

MAC

Rn + 4

→ Rn, Rm + 4 →

× 32 + 64 → 64 bits

0000nnnnmmmm1111

—

MAC.W

@Rm+,@Rn+ Signed,

(Rn)

× (Rm) + MAC →

MAC

Rn + 2

→ Rn,

Rm + 2

→ Rm

× 16 + 64 → 64 bits

0100nnnnmmmm1111

—

MUL.L

Rm,Rn

× Rm → MACL

× 32 → 32 bits

0000nnnnmmmm0111

—

MULS.W

Rm,Rn

Signed,

× Rm → MACL

× 16 → 32 bits

0010nnnnmmmm1111

—

SH7785 Datasheet(PDF) 86 Page - Renesas Technology Corp

SH7785 Datasheet(HTML) 86 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL