| Electronic Components Datasheet Search |
|
32186 Datasheet(PDF) 573 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
32186 Datasheet(HTML) 573 Page - Renesas Technology Corp |
|
573 / 1032 page ![]() SERIAL INTERFACE 12 12-25 32185/32186 Group Hardware Manual Rev.1.10 REJ09B0235-0110 May 15, 07 Table 12.2.1 Example Settings of the SIO Baud Rate Register (CSIO Mode) (1/2) items When clock divider count source = 8MHz When clock divider count source = 10MHz Band Clock divider BRG Actual baud rate Clock divider BRG Actual baud rate rate divide value set [bps] divide value set [bps] [bps] [divided-by n] value [divided-by n] value 250 256 62 248.02 256 77 250.40 500 32 249 500.00 256 38 500.80 1000 32 124 1000.00 32 155 1001.60 2500 32 49 2500.00 8 249 2500.00 5000 32 24 5000.00 8 124 5000.00 10000 8 49 10000.00 8 62 9920.63 25000 8 19 25000.00 1 199 25000.00 50000 8 9 50000.00 1 99 50000.00 100000 8 4 100000.00 1 49 100000.00 250000 1 15 250000.00 1 19 250000.00 500000 1 7 500000.00 1 9 500000.00 1000000 1 3 1000000.00 1 4 1000000.00 2000000 1 1 2000000.00 - - - 2500000 - - - 1 1 2500000.00 Notes: • This does not mean that the communication at the above baud rates is guaranteed. Careful consideration and inspection under your environment are required before use. • Select clock divider count source in SELCLK bit of SIOn special mode register (SnSMOD). • Select divide-by value of clock divider in the CDIV bit of SIOn transmit control register (SnTCNT). • Set BRG set value in the SIOn baud rate register (SnBAUR). Table 12.2.1 Example Settings of the SIO Baud Rate Register (CSIO Mode) (2/2) items When clock divider count source = 16MHz When clock divider count source = 20MHz Band Clock divider BRG Actual baud rate Clock divider BRG Actual baud rate rate divide value set [bps] divide value set [bps] [bps] [divided-by n] value [divided-by n] value 250 256 124 250.00 256 155 250.40 500 256 62 496.03 256 77 500.80 1000 32 249 1000.00 256 38 1001.60 2500 32 99 2500.00 32 124 2500.00 5000 8 199 5000.00 8 249 5000.00 10000 8 99 10000.00 8 124 10000.00 25000 8 39 25000.00 8 49 25000.00 50000 1 159 50000.00 1 199 50000.00 100000 1 79 100000.00 1 99 100000.00 250000 1 31 250000.00 1 39 250000.00 500000 1 15 500000.00 1 19 500000.00 1000000 1 7 1000000.00 1 9 1000000.00 2000000 1 3 2000000.00 1 4 2000000.00 2500000 - - - 1 3 2500000.00 Notes: • This does not mean that the communication at the above baud rates is guaranteed. Careful consideration and inspection under your environment are required before use. • Select clock divider count source in SELCLK bit of SIOn special mode register (SnSMOD). • Select divide-by value of clock divider in the CDIV bit of SIOn transmit control register (SnTCNT). • Set BRG set value in the SIOn baud rate register (SnBAUR). 12.2 Serial Interface Related Registers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |