Electronic Components Datasheet Search
  English  ▼

X  

32186 Datasheet(PDF) 601 Page - Renesas Technology Corp

Part # 32186
Description  MCU
PDF  1032 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32186 Datasheet(HTML) 601 Page - Renesas Technology Corp

Back Button 32186 Datasheet HTML 597Page - Renesas Technology Corp 32186 Datasheet HTML 598Page - Renesas Technology Corp 32186 Datasheet HTML 599Page - Renesas Technology Corp 32186 Datasheet HTML 600Page - Renesas Technology Corp 32186 Datasheet HTML 601Page - Renesas Technology Corp 32186 Datasheet HTML 602Page - Renesas Technology Corp 32186 Datasheet HTML 603Page - Renesas Technology Corp 32186 Datasheet HTML 604Page - Renesas Technology Corp 32186 Datasheet HTML 605Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 601 / 1032 page
background image
SERIAL INTERFACE
12
12-53
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
Figure 12.6.6 Example of UART Transmission (Transmitted Successively)
: Processing by software
: Interrupt request generated
Set
Transmit buffer
empty bit
Transmit enable bit
Cleared
Transmit status bit
Transferred from the
transmit buffer to the
transmit shift register
(transmission starts)
TXD
SIO transmit interrupt request
(Note 1)
(First data)
(Next data)
Write to the
transmit buffer
register
First data
Next data is written
upon transmit interrupt
(Note 5)
(Note 2)
(Note 2)
<UART on transmit side>
<UART on transmit side>
<UART on receive side>
TXD
RXD
ST
b7
b0
ST
SP
b7
b0
Cleared when transfer of
the last data is completed
Interrupt request accepted (Note 4)
Next data
(Note 2)(Note 6)
(Note 3)
(Note 3)(Note 7)
Interrupt request accepted (Note 4)
(When transmit buffer empty
interrupt is selected)
(When transmission finished
interrupt is selected)
Write to the
transmit buffer
register
Note 1: Changes of the Interrupt Controller's SIO Transmit Interrupt Control Register interrupt request bit
Note 2: When transmit buffer empty interrupt is enabled (DMA transfer can also be requested at the same time)
Note 3: When transmission finished interrupt is enable
Note 4: The Interrupt Controller's IVECT register is read or the SIO Transmit Interrupt Control Register interrupt request bit cleared
Note 5: A transmit interrupt request is generated when transmission is enabled.
Note 6: Be aware that even after transmit data is written to the transmit buffer, a transmit interrupt request is generated when the
data is transferred from the transmit buffer to the transmit shift register and the transmit buffer is thereby emptied.
Note 7: A transmission finished interrupt request is generated when data in the transmit shift register has all been transmitted.
SP
12.6 Transmit Operation in UART Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com