Electronic Components Datasheet Search
  English  ▼

X  

32186 Datasheet(PDF) 681 Page - Renesas Technology Corp

Part # 32186
Description  MCU
PDF  1032 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32186 Datasheet(HTML) 681 Page - Renesas Technology Corp

Back Button 32186 Datasheet HTML 677Page - Renesas Technology Corp 32186 Datasheet HTML 678Page - Renesas Technology Corp 32186 Datasheet HTML 679Page - Renesas Technology Corp 32186 Datasheet HTML 680Page - Renesas Technology Corp 32186 Datasheet HTML 681Page - Renesas Technology Corp 32186 Datasheet HTML 682Page - Renesas Technology Corp 32186 Datasheet HTML 683Page - Renesas Technology Corp 32186 Datasheet HTML 684Page - Renesas Technology Corp 32186 Datasheet HTML 685Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 681 / 1032 page
background image
13
CAN MODULE
13-71
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
13.2.13 CAN Clock Select Registers
CAN0 Clock Select Register (CAN0CKSEL)
<Address: H’0080 101B>
CAN1 Clock Select Register (CAN1CKSEL)
<Address: H’0080 141B>
9
10
11
12
13
14
b15
b8
CANCKSP
00000000
CANCKS
<Upon exiting reset: H’00>
b
Bit Name
Function
R
W
8–13
No function assigned. Fix to "0."
00
14
CANCKSP
0W
CANCKS write control bit
15
CANCKS
0: CPUCLK/4 clock
R
W
CAN module clock select bit
1: CPUCLK/2 clock
Note: • Use in CANCKS=0 (CPUCLK/4 Clock selection). If operate CANCKS=1 (CPUCLK/2 Clock selection) it is not guaranteed.
These registers switch the clock supplied to the protocol engine block of CAN module.
To set these registers, follow the procedure described below.
1. Confirm the status CAN module is reset.
2. Write a "1" to CANCKSP (CANCKS write control) bit.
3. Subsequent to 2 above, write a "0" to CANCKSP (CANCKS write control) bit and a "set value" to CANCKS
(CAN module clock select) bit.
Note: • If theare are writing cycles from CPU, DMA, SDI (tool), NBD to any other area between 2 and
3, the continuous setting ( A pair of two consecutive is 1 set for writing operation) is disabled
and the writing value is not reflected. Therefore, disable interrupts and DMA transfers before
setting. However the writing cycle from RTD and DRI are not effected.
13.2 CAN Module Related Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com