Electronic Components Datasheet Search
  English  ▼

X  

HD64F7047 Datasheet(PDF) 153 Page - Renesas Technology Corp

Part # HD64F7047
Description  Renesas 32-Bit RISC Microcomputer SuperHTMRISC engine Family/SH7000 Series
PDF  764 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F7047 Datasheet(HTML) 153 Page - Renesas Technology Corp

Back Button HD64F7047 Datasheet HTML 149Page - Renesas Technology Corp HD64F7047 Datasheet HTML 150Page - Renesas Technology Corp HD64F7047 Datasheet HTML 151Page - Renesas Technology Corp HD64F7047 Datasheet HTML 152Page - Renesas Technology Corp HD64F7047 Datasheet HTML 153Page - Renesas Technology Corp HD64F7047 Datasheet HTML 154Page - Renesas Technology Corp HD64F7047 Datasheet HTML 155Page - Renesas Technology Corp HD64F7047 Datasheet HTML 156Page - Renesas Technology Corp HD64F7047 Datasheet HTML 157Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 764 page
background image
Rev. 2.00, 09/04, page 113 of 720
Bit
Bit Name
Initial
Value
R/W
Description
7
DTS
Undefined
DTC Transfer Mode Select
Specifies whether the source or the destination is set
to be a repeat area or block area, in repeat mode or
block transfer mode.
0: Destination is repeat area or block area
1: Source is repeat area or block area
6
CHNE
Undefined
DTC Chain Transfer Enable
When this bit is set to 1, a chain transfer will be
performed.
0: Chain transfer is canceled
1: Chain transfer is set
In data transfer with CHNE set to 1, determination of
the end of the specified number of transfers, clearing
of the activation source flag, and clearing of DTER is
not performed.
5
DISEL
Undefined
DTC Interrupt Select
When this bit is set to 1, a CPU interrupt request is
generated for every DTC transfer. When this bit is set
to 0, a CPU interrupt request is generated at the time
when the specified number of data transfer ends.
4
NMIM
Undefined
DTC NMI Mode
This bit designates whether to terminate transfers
when an NMI is input during DTC transfers.
0: Terminate DTC transfer upon an NMI
1: Continue DTC transfer until end of transfer being
executed
3 to 0
Undefined
Reserved
These bits have no effect on DTC operation and
should always be written with 0.
[Legend]
X: Don’t care



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com