Electronic Components Datasheet Search
  English  ▼

X  

HD64F7047 Datasheet(PDF) 164 Page - Renesas Technology Corp

Part # HD64F7047
Description  Renesas 32-Bit RISC Microcomputer SuperHTMRISC engine Family/SH7000 Series
PDF  764 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F7047 Datasheet(HTML) 164 Page - Renesas Technology Corp

Back Button HD64F7047 Datasheet HTML 160Page - Renesas Technology Corp HD64F7047 Datasheet HTML 161Page - Renesas Technology Corp HD64F7047 Datasheet HTML 162Page - Renesas Technology Corp HD64F7047 Datasheet HTML 163Page - Renesas Technology Corp HD64F7047 Datasheet HTML 164Page - Renesas Technology Corp HD64F7047 Datasheet HTML 165Page - Renesas Technology Corp HD64F7047 Datasheet HTML 166Page - Renesas Technology Corp HD64F7047 Datasheet HTML 167Page - Renesas Technology Corp HD64F7047 Datasheet HTML 168Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 164 / 764 page
background image
Rev. 2.00, 09/04, page 124 of 720
Repeat Mode: Performs the transfer of one byte, one word, or one longword for each activation.
Either the transfer source or transfer destination is designated as the repeat area. Table 8.3 lists the
register information in repeat mode.
From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the
initial state of the transfer counter and the address register specified as the repeat area is restored,
and transfer is repeated. In repeat mode the transfer counter value does not reach H'00, and
therefore CPU interrupts cannot be requested when DISEL = 0.
Table 8.3
Repeat Mode Register Functions
Values Written Back upon a Transfer Information Write
Register
Function
When DTCRA is other than 1
When DTCRA is 1
DTMR
Operation mode
control
DTMR
DTMR
DTCRAH
Transfer count save
DTCRAH
DTCRAH
DTCRAL
Transfer count
DTCRAL – 1
DTCRAH
DTIAR
Initial address
(Not written back)
(Not written back)
DTSAR
Transfer source
address
Increment/decrement/fixed
(DTS = 0) Increment/
decrement/fixed
(DTS = 1) DTIAR
DTDAR
Transfer destination
address
Increment/decrement/fixed
(DTS = 0) DTIAR
(DTS = 1) Increment/
decrement/fixed
Transfer
DTSAR
or
DTDAR
DTDAR
or
DTSAR
Repeat area
Figure 8.7 Memory Mapping in Repeat Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com