Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

HD64F7047 Datasheet(PDF) 165 Page - Renesas Technology Corp

Part # HD64F7047
Description  Renesas 32-Bit RISC Microcomputer SuperHTMRISC engine Family/SH7000 Series
PDF  764 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F7047 Datasheet(HTML) 165 Page - Renesas Technology Corp

Back Button HD64F7047 Datasheet HTML 161Page - Renesas Technology Corp HD64F7047 Datasheet HTML 162Page - Renesas Technology Corp HD64F7047 Datasheet HTML 163Page - Renesas Technology Corp HD64F7047 Datasheet HTML 164Page - Renesas Technology Corp HD64F7047 Datasheet HTML 165Page - Renesas Technology Corp HD64F7047 Datasheet HTML 166Page - Renesas Technology Corp HD64F7047 Datasheet HTML 167Page - Renesas Technology Corp HD64F7047 Datasheet HTML 168Page - Renesas Technology Corp HD64F7047 Datasheet HTML 169Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 764 page
background image
Rev. 2.00, 09/04, page 125 of 720
Block Transfer Mode: Performs the transfer of one block for each one activation. Either the
transfer source or transfer destination is designated as the block area.
The block length is specified between 1 and 65536. When the transfer of one block ends, the
initial state of the block size counter and the address register specified as the block area is restored.
The other address register is then incremented, decremented, or left fixed.
From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a
CPU interrupt is requested.
Table 8.4
Block Transfer Mode Register Functions
Register
Function
Values Written Back upon a Transfer Information Write
DTMR
Operation mode
control
DTMR
DTCRA
Transfer count
DTCRA – 1
DTCRB
Block length
(Not written back)
DTSAR
Transfer source
address
(DTS = 0) Increment/ decrement/ fixed
(DTS = 1) DTSAR initial value
DTDAR
Transfer destination
address
(DTS = 0) DTDAR initial value
(DTS = 1) Increment/ decrement/ fixed
Transfer
DTSAR
or
DTDAR
DTDAR
or
DTSAR
Block area
•
•
•
First block
Nth block
Figure 8.8 Memory Mapping in Block Transfer Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com