| Electronic Components Datasheet Search |
|
HD64F7047 Datasheet(PDF) 244 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F7047 Datasheet(HTML) 244 Page - Renesas Technology Corp |
|
244 / 764 page ![]() Rev. 2.00, 09/04, page 204 of 720 Examples of Buffer Operation: 1. When TGR is an output compare register Figure 10.16 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs. For details of PWM modes, see section 10.4.5, PWM Modes. TCNT value TGRB_0 H'0000 TGRC_0 TGRA_0 H'0200 H'0520 TIOCA H'0200 H'0450 H'0520 H'0450 TGRA_0 H'0450 H'0200 Transfer Time Figure 10.16 Example of Buffer Operation (1) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |