| Electronic Components Datasheet Search |
|
4501 Datasheet(PDF) 8 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4501 Datasheet(HTML) 8 Page - Renesas Technology Corp |
|
8 / 212 page ![]() 4501 Group iv REJ09B0192-0201 Rev.2.01 Feb 07, 2005 List of figures CHAPTER 1 HARDWARE Pin configuration (top view) (4501 Group) ................................................................................. 1-3 Block diagram (4501 Group) ........................................................................................................ 1-4 Port block diagram (1) ................................................................................................................... 1-9 Port block diagram (2) ................................................................................................................. 1-10 Port block diagram (3) ................................................................................................................. 1-11 Port block diagram (4) ................................................................................................................. 1-12 External interrupt circuit structure .............................................................................................. 1-13 Fig. 1 AMC instruction execution example ............................................................................... 1-14 Fig. 2 RAR instruction execution example ............................................................................... 1-14 Fig. 3 Registers A, B and register E ........................................................................................ 1-14 Fig. 4 TABP p instruction execution example .......................................................................... 1-14 Fig. 5 Stack registers (SKs) structure ....................................................................................... 1-15 Fig. 6 Example of operation at subroutine call ....................................................................... 1-15 Fig. 7 Program counter (PC) structure ..................................................................................... 1-16 Fig. 8 Data pointer (DP) structure ............................................................................................. 1-16 Fig. 9 SD instruction execution example .................................................................................. 1-16 Fig. 10 ROM map of M34501M4/M34501E4 ............................................................................ 1-17 Fig. 11 Page 1 (addresses 008016 to 00FF16) structure ......................................................... 1-17 Fig. 12 RAM map ......................................................................................................................... 1-18 Fig. 13 Program example of interrupt processing ................................................................... 1-20 Fig. 14 Internal state when interrupt occurs ............................................................................ 1-20 Fig. 15 Interrupt system diagram ............................................................................................... 1-20 Fig. 16 Interrupt sequence .......................................................................................................... 1-22 Fig. 17 External interrupt circuit structure ................................................................................ 1-23 Fig. 18 External 0 interrupt program example-1 ...................................................................... 1-25 Fig. 19 External 0 interrupt program example-2 ...................................................................... 1-25 Fig. 20 External 0 interrupt program example-3 ...................................................................... 1-25 Fig. 21 Auto-reload function ....................................................................................................... 1-26 Fig. 22 Timers structure .............................................................................................................. 1-27 Fig. 23 Count timing diagram at CNTR input .......................................................................... 1-30 Fig. 24 Timer count start timing and count time when operation starts (T1, T2) ............... 1-30 Fig. 25 Watchdog timer function ................................................................................................ 1-31 Fig. 26 Program example to start/stop watchdog timer ......................................................... 1-32 Fig. 27 Program example to enter the RAM back-up mode when using the watchdog timer .... 1-32 Fig. 28 A/D conversion circuit structure ................................................................................... 1-33 Fig. 29 A/D conversion timing chart .......................................................................................... 1-35 Fig. 30 Setting registers .............................................................................................................. 1-35 Fig. 31 Comparator operation timing chart ............................................................................... 1-36 Fig. 32 Definition of A/D conversion accuracy ........................................................................ 1-37 Fig. 33 Reset release timing ...................................................................................................... 1-38 Fig. 34 RESET pin input waveform and reset operation ....................................................... 1-38 Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation ............. 1-39 Fig. 36 Internal state at reset .................................................................................................... 1-40 Fig. 37 Voltage drop detection circuit ....................................................................................... 1-41 Fig. 38 Voltage drop detection circuit operation waveform example .................................... 1-41 Fig. 39 State transition ................................................................................................................ 1-44 Fig. 40 Set source and clear source of the P flag ................................................................. 1-44 List of figures |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |