Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

4501 Datasheet(PDF) 92 Page - Renesas Technology Corp

Part # 4501
Description  4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4501 Datasheet(HTML) 92 Page - Renesas Technology Corp

Back Button 4501 Datasheet HTML 88Page - Renesas Technology Corp 4501 Datasheet HTML 89Page - Renesas Technology Corp 4501 Datasheet HTML 90Page - Renesas Technology Corp 4501 Datasheet HTML 91Page - Renesas Technology Corp 4501 Datasheet HTML 92Page - Renesas Technology Corp 4501 Datasheet HTML 93Page - Renesas Technology Corp 4501 Datasheet HTML 94Page - Renesas Technology Corp 4501 Datasheet HTML 95Page - Renesas Technology Corp 4501 Datasheet HTML 96Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 212 page
background image
Skip condition
Number of
cycles
Number of
words
Instruction
code
Flag CY
2
16
Skip condition
Number of
cycles
Number of
words
Instruction
code
Flag CY
2
16
Skip condition
Number of
cycles
Number of
words
Instruction
code
Flag CY
2
16
Skip condition
Number of
cycles
Number of
words
Instruction
code
Flag CY
2
16
D9
D0
D9
D0
D9
D0
D9
D0
INSTRUCTIONS
1-80
Rev.2.01
Feb 07, 2005
4501 Group
HARDWARE
REJ09B0192-0201
TAK1 (Transfer data to Accumulator from register K1)
1001011001
259
11
–
–
Grouping:
Input/Output operation
Description: Transfers the contents of key-on wakeup
control register K1 to register A.
Operation:
(A)
← (K1)
TAK2 (Transfer data to Accumulator from register K2)
1001011010
25A
11
–
–
Grouping:
Input/Output operation
Description: Transfers the contents of key-on wakeup
control register K2 to register A.
Operation:
(A)
← (K2)
MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)
TALA (Transfer data to Accumulator from register LA)
1001001001
249
11
–
–
Grouping:
A/D conversion operation
Description: Transfers the low-order 2 bits (AD1, AD0) of
register AD to the high-order 2 bits (A3, A2)
of register A.
Note:
After this instruction is executed, “0” is
stored to the low-order 2 bits (A1, A0) of
register A.
Operation:
(A3, A2)
← (AD1, AD0)
(A1, A0)
← 0
TAM j (Transfer data to Accumulator from Memory)
101100
jjjj
2
C
j
11
–
–
Grouping:
RAM to register transfer
Description: After transferring the contents of M(DP) to
register A, an exclusive OR operation is per-
formed between register X and the value j in
the immediate field, and stores the result in
register X.
Operation:
(A)
← (M(DP))
(X)
← (X)EXOR(j)
j = 0 to 15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com