4501 datasheet(90/212 Pages) RENESAS

90 / 212 page

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

INSTRUCTIONS

1-78

Rev.2.01

Feb 07, 2005

4501 Group

HARDWARE

REJ09B0192-0201

TAB2 (Transfer data to Accumulator and register B from timer 2)

1001110001

271

––

Grouping:

Timer operation

Description: Transfers the high-order 4 bits (T27–T24) of

timer 2 to register B.

Transfers the low-order 4 bits (T23–T20) of

timer 2 to register A.

Operation:

(B)

← (T27–T24)

(A)

← (T23–T20)

TABAD (Transfer data to Accumulator and register B from register AD)

1001111001

279

–

Grouping:

A/D conversion operation

Description: In the A/D conversion mode (Q13 = 0), trans-

fers the high-order 4 bits (AD9–AD6) of register

AD to register B, and the middle-order 4 bits

(AD5–AD2) of register AD to register A. In the

comparator mode (Q13 = 1), transfers the high-

order 4 bits (AD7–AD4) of comparator register

to register B, and the low-order 4 bits (AD3–

AD0) of comparator register to register A.

Operation:

In A/D conversion mode (Q13 = 0),

(B)

← (AD9–AD6)

(A)

← (AD5–AD2)

In comparator mode (Q13 = 1),

(B)

← (AD7–AD4)

(A)

← (AD3–AD0)

(Q13 : bit 3 of A/D control register Q1)

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TABE (Transfer data to Accumulator and register B from register E)

0000101010

02A

–

Grouping:

Description: Transfers the high-order 4 bits (E7–E4) of

of register E to register A.

Operation:

(B)

← (E7–E4)

(A)

← (E3–E0)

TABP p (Transfer data to Accumulator and register B from Program memory in page p)

00100p4

–

Grouping:

Arithmetic operation

Description:

Transfers bits 7 to 4 to register B and bits 3 to

0 to register A. These bits 7 to 0 are the ROM

pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1

A0)2 specified by registers A and D in page p.

Note:

p is 0 to 15 for M34501M2, and p is 0 to 31

for M34501M4/E4.

When this instruction is executed, be careful

not to over the stack because 1 stage of

stack register is used.

Operation:

(SP)

← (SP) + 1

(SK(SP))

← (PC)

(PCH)

← p

(PCL)

← (DR2–DR0, A3–A0)

(B)

← (ROM(PC))7–4

(A)

← (ROM(PC))3–0

(PC)

← (SK(SP))

(SP)

← (SP) – 1

4501 Datasheet(PDF) 90 Page - Renesas Technology Corp

4501 Datasheet(HTML) 90 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL