TSC2117 datasheet(7/192 Pages) TI

7 / 192 page

3.2

Recommended Operating Conditions

3.3

Electrical Characteristics

TSC2117

Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D

Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller

www.ti.com

SLAS550A – APRIL 2009 – REVISED JUNE 2009

over operating free-air temperature range (unless otherwise noted)

MIN

NOM

MAX

UNIT

AVDD(1)

Referenced to AVSS(2)

2.7

3.3

3.6

DVDD

Referenced to DVSS(2)

1.65

1.8

1.95

HVDD

Referenced to HVSS(2)

2.7

3.3

3.6

SLVDD(1)

Power-supply voltage range

Referenced to SLVSS(2)

2.7

5.5

SRVDD(1)

Referenced to SRVSS(2)

2.7

5.5

TSVDD

Referenced to TSVSS(2)

2.7

3.3

3.6

IOVDD

Referenced to IOVSS(2)

1.1

3.3

3.6

VREF

External voltage reference

Referenced to AVSS(2)

3.3

AVDD

Resistance applied across class-D output pins

Speaker impedance

Ω

(BTL)

Headphone impedance

AC coupled to RL

Ω

Analog audio full-scale input

AVDD = 3.3V, single-ended

0.707

VRMS

voltage

Stereo line output load

AC coupled to RL

Ω

impedance

MCLK(3)

Master clock frequency

IOVDD = 3.3V

MHz

SCLK frequency

IOVDD = 3.3V

MHz

SCLK

SCLK duty cycle

40%

50%

60%

SCL

SCL clock frequency

400

kHz

Operating free-air temperature

–40

°C

(1)

To minimize battery-current leakage, the SLVDD and SRVDD voltage levels should not be below the AVDD voltage level.

(2)

All grounds on board are tied together, so they should not differ in voltage by more than 0.2 V maximum for any combination of ground

signals. By use of a wide trace or ground plane, ensure a low-impedance connection between HVSS and DVSS.

(3)

The maximum input frequency should be 50 MHz for any digital pin used as a general-purpose clock.

At 25

°C, AVDD, HVDD, IOVDD, TSVDD, = 3.3 V, SLVDD, SRVDD = 3.6V, DVDD = 1.8 V, VREF = 3.3 V, f

S (audio) =

48 kHz, CODEC_CLKIN = 256

× f

S, PLL = Off, SAR input is AUX1, VOL/MICDET pin disabled (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

SAR CONVERTER

Auxilary Analog Input

Input voltage range

VREF

Input impedance(1)

1/(f

×C)

Ω

AUX1, AUX2, VBAT input selected as input by touch

screen

Input capacitance

Input leakage current

µA

Input voltage range for VBAT

Battery-measurement mode

(1)

SAR input impedance is dependent on the sampling frequency, where the sampling capacitor is C = 25 pF.

Submit Documentation Feedback

ELECTRICAL SPECIFICATIONS

TSC2117 Datasheet(PDF) 7 Page - Texas Instruments

TSC2117 Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL