Electronic Components Datasheet Search
  English  ▼

X  

TSC2117 Datasheet(PDF) 95 Page - Texas Instruments

Click here to check the latest version.
Part # TSC2117
Description  Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TSC2117 Datasheet(HTML) 95 Page - Texas Instruments

Back Button TSC2117 Datasheet HTML 91Page - Texas Instruments TSC2117 Datasheet HTML 92Page - Texas Instruments TSC2117 Datasheet HTML 93Page - Texas Instruments TSC2117 Datasheet HTML 94Page - Texas Instruments TSC2117 Datasheet HTML 95Page - Texas Instruments TSC2117 Datasheet HTML 96Page - Texas Instruments TSC2117 Datasheet HTML 97Page - Texas Instruments TSC2117 Datasheet HTML 98Page - Texas Instruments TSC2117 Datasheet HTML 99Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 192 page
background image
5.9.1.3 I2S Mode
LD(n)
LD(n+1)
WORD
CLOCK
BIT
CLOCK
DATA
-
1
-
2
-
3
2
1
0
3
-
1
-
2
-
3
2
1
0
3
-
1
-
2
N N N
N N N
N N N
-
3
3
RD (n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
LD(n)
LD (n+1)
WORD
CLOCK
BIT
CLOCK
DATA
-
1
4
3
2
5
1
0
-
1
4
3
2
5
1
0
N
N
N
-
1
5
RD(n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
LD(n)
LD(n+1)
WORD
CLOCK
BIT
CLOCK
DATA
-
1
-
2
-
3
2
1
0
3
-
1
-
2
-
3
2
1
0
3
-
1
-
2
N N
N
N N
N
N N
N
-
3
3
RD(n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
TSC2117
Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D
Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
www.ti.com
SLAS550A – APRIL 2009 – REVISED JUNE 2009
The audio interface of the TSC2117 can be put into I2S mode by programming page 0/register 27, D(7:6)
= to 00. In I2S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after
the falling edge of the word clock. Similarly, the MSB of the right channel is valid on the second rising
edge of the bit clock after the rising edge of the word clock.
Figure 5-65. Timing Diagram for I2S Mode
Figure 5-66. Timing Diagram for I2S Mode with offset=2
Figure 5-67. Timing Diagram for I2S Mode with offset=0 and bit clock invert
For I2S mode, the number of bit-clocks per channel should be greater than or equal to the programmed
word-length of the data. Also the programmed offset value should be less than the number of bit-clocks
per frame by at least the programmed word-length of the data.
Figure 5-68 shows the timing diagram for I2S mode for the monoaural audio ADC.
Submit Documentation Feedback
APPLICATION INFORMATION
95



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com