ATmega32U2 datasheet(196/314 Pages) ATMEL

196 / 314 page

196

7799B–AVR–07/09

ATmega8U2/16U2/32U2

buffers.

• Bit 5:4 – UPDRV[1:0]: USB direct drive values

These bits are relevant only when one of the direct drive modes for USB is enable. When

UPWE[1:0] is 1:0 the values of these bits are output to USB.

The value written to UPDRV1 is output to D+.

The value written to UPDRV0 is output to D-.

• Bits 3:2 – Res: Reserved

These bits are reserved and should always read as zero.

• Bit 1 – DPI: D+ Input value

This bit is read only, the value read from this bit reflects the D+ pin (USB buffer). This bit is set

one by hardware if a one logic level is read on D+. This bit is set to zero by hardware if a zero

logic level is read on D+.

• Bit 0 – DMI: D- Input value

This bit is read only, the value read from this bit reflects the D- pin (USB buffer). This bit is set

one by hardware if a logic one is read on D-. This bit is set to zero by hardware if a logic zero

logic is read on D-.

20.10.3

REGCR – Regulator Control Register

• Bit 0 – REGDIS: Regulator Disable

Writing this bit to a logic one disables the internal 3.3V regulator. Writing this bit to a logic zero

enables the regulstor.

Table 20-2.

UPWE[I:0] Bits Settings

UPWE1

UPWE0

Mode

Direct drive is disabled.

Reserved

Direct drive of DP/DM (UPDRV[1:0] values)

Reserved

Bit

76543210

(0x63)

-------

REGDIS

REGCR

Read/Write

RRRRRRR

R/W

Initial Value

00000000

ATmega32U2 Datasheet(PDF) 196 Page - ATMEL Corporation

ATmega32U2 Datasheet(HTML) 196 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL